TW360837B - Data interface and a high speed communication system using the same - Google Patents
Data interface and a high speed communication system using the sameInfo
- Publication number
- TW360837B TW360837B TW086115914A TW86115914A TW360837B TW 360837 B TW360837 B TW 360837B TW 086115914 A TW086115914 A TW 086115914A TW 86115914 A TW86115914 A TW 86115914A TW 360837 B TW360837 B TW 360837B
- Authority
- TW
- Taiwan
- Prior art keywords
- data
- write
- read
- processor
- registers
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
- G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
- G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Information Transfer Systems (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP1997/003898 WO1999022307A1 (fr) | 1997-10-27 | 1997-10-27 | Interface de donnees et systeme de communication haute vitesse utilisant cette interface |
Publications (1)
Publication Number | Publication Date |
---|---|
TW360837B true TW360837B (en) | 1999-06-11 |
Family
ID=14181392
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW086115914A TW360837B (en) | 1997-10-27 | 1997-10-28 | Data interface and a high speed communication system using the same |
Country Status (6)
Country | Link |
---|---|
US (1) | US6357015B1 (zh) |
EP (1) | EP0955590B1 (zh) |
JP (1) | JP3797491B2 (zh) |
DE (1) | DE69721825T2 (zh) |
TW (1) | TW360837B (zh) |
WO (1) | WO1999022307A1 (zh) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3558564B2 (ja) * | 1999-10-21 | 2004-08-25 | 株式会社 沖マイクロデザイン | データ転送回路及びデータ転送回路を搭載するマイクロコンピュータ |
US7287133B2 (en) * | 2004-08-24 | 2007-10-23 | Symantec Operating Corporation | Systems and methods for providing a modification history for a location within a data store |
US7730222B2 (en) * | 2004-08-24 | 2010-06-01 | Symantec Operating System | Processing storage-related I/O requests using binary tree data structures |
US7991748B2 (en) * | 2003-09-23 | 2011-08-02 | Symantec Corporation | Virtual data store creation and use |
US7239581B2 (en) * | 2004-08-24 | 2007-07-03 | Symantec Operating Corporation | Systems and methods for synchronizing the internal clocks of a plurality of processor modules |
US7296008B2 (en) * | 2004-08-24 | 2007-11-13 | Symantec Operating Corporation | Generation and use of a time map for accessing a prior image of a storage device |
US7577806B2 (en) * | 2003-09-23 | 2009-08-18 | Symantec Operating Corporation | Systems and methods for time dependent data storage and recovery |
US7631120B2 (en) * | 2004-08-24 | 2009-12-08 | Symantec Operating Corporation | Methods and apparatus for optimally selecting a storage buffer for the storage of data |
US7827362B2 (en) * | 2004-08-24 | 2010-11-02 | Symantec Corporation | Systems, apparatus, and methods for processing I/O requests |
US7577807B2 (en) * | 2003-09-23 | 2009-08-18 | Symantec Operating Corporation | Methods and devices for restoring a portion of a data store |
US7725760B2 (en) * | 2003-09-23 | 2010-05-25 | Symantec Operating Corporation | Data storage system |
US7409587B2 (en) * | 2004-08-24 | 2008-08-05 | Symantec Operating Corporation | Recovering from storage transaction failures using checkpoints |
US7904428B2 (en) * | 2003-09-23 | 2011-03-08 | Symantec Corporation | Methods and apparatus for recording write requests directed to a data store |
US7447492B2 (en) | 2004-06-03 | 2008-11-04 | Silicon Laboratories Inc. | On chip transformer isolator |
US7536583B2 (en) * | 2005-10-14 | 2009-05-19 | Symantec Operating Corporation | Technique for timeline compression in a data store |
EP3293889B1 (en) | 2016-09-13 | 2019-02-27 | Allegro MicroSystems, LLC | Signal isolator having bidirectional diagnostic signal exchange |
US11115244B2 (en) | 2019-09-17 | 2021-09-07 | Allegro Microsystems, Llc | Signal isolator with three state data transmission |
US11829640B2 (en) | 2020-10-27 | 2023-11-28 | Rambus Inc. | Asynchronous arbitration across clock domains for register writes in an integrated circuit chip |
TWI768731B (zh) * | 2021-02-25 | 2022-06-21 | 威盛電子股份有限公司 | 電腦系統 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4222103A (en) * | 1978-09-25 | 1980-09-09 | Motorola, Inc. | Real time capture registers for data processor |
US4423482A (en) * | 1981-06-01 | 1983-12-27 | Sperry Corporation | FIFO Register with independent clocking means |
JPS6037062A (ja) * | 1983-08-09 | 1985-02-26 | Fujitsu Ltd | メモリ読出し方法 |
US4812973A (en) * | 1984-02-29 | 1989-03-14 | Kabushiki Kaisha Toshiba | Multiprocessor system and control method therefor |
JPH0191959A (ja) | 1987-10-02 | 1989-04-11 | Toyota Motor Corp | 縦型無枠造型ラインにおける鋳型搬送装置 |
JP2586638B2 (ja) * | 1989-03-15 | 1997-03-05 | 松下電器産業株式会社 | 2cpu間の片方向通信制御回路 |
JPH03282669A (ja) * | 1990-03-29 | 1991-12-12 | Mitsubishi Electric Corp | Cpu間インターフェイス回路 |
JPH0573510A (ja) | 1991-09-11 | 1993-03-26 | Fujitsu Ltd | レジスタフアイルのリードライト方式 |
US5371877A (en) * | 1991-12-31 | 1994-12-06 | Apple Computer, Inc. | Apparatus for alternatively accessing single port random access memories to implement dual port first-in first-out memory |
FR2692698A1 (fr) * | 1992-06-19 | 1993-12-24 | Sgs Thomson Microelectronics | Procédé pour partager une mémoire à accès direct entre deux processeurs asynchrones et circuit électronique pour la mise en Óoeuvre de ce procédé. |
GB2298109B (en) * | 1995-02-14 | 1999-09-01 | Nokia Mobile Phones Ltd | Data interface |
JP3643425B2 (ja) * | 1996-02-29 | 2005-04-27 | 富士通株式会社 | データ処理方法、データ処理装置及びインターフェイスコントローラ |
-
1997
- 1997-10-27 DE DE69721825T patent/DE69721825T2/de not_active Expired - Lifetime
- 1997-10-27 US US09/331,773 patent/US6357015B1/en not_active Expired - Lifetime
- 1997-10-27 EP EP97954866A patent/EP0955590B1/en not_active Expired - Lifetime
- 1997-10-27 JP JP54790898A patent/JP3797491B2/ja not_active Expired - Lifetime
- 1997-10-27 WO PCT/JP1997/003898 patent/WO1999022307A1/ja active IP Right Grant
- 1997-10-28 TW TW086115914A patent/TW360837B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JP3797491B2 (ja) | 2006-07-19 |
DE69721825T2 (de) | 2004-04-08 |
DE69721825D1 (de) | 2003-06-12 |
EP0955590B1 (en) | 2003-05-07 |
US6357015B1 (en) | 2002-03-12 |
WO1999022307A1 (fr) | 1999-05-06 |
EP0955590A1 (en) | 1999-11-10 |
EP0955590A4 (en) | 2001-12-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW360837B (en) | Data interface and a high speed communication system using the same | |
EP0862119A3 (en) | A method and apparatus for generating and distributing clock signals with minimal skew | |
EP0602909A3 (en) | SIMD architecture with bus for transferring data to and from processing units | |
DE3751426D1 (de) | Busschnittstellenschaltung für digitalen Datenprozessor. | |
KR890012308A (ko) | 블럭간 갭사이의 블럭 데이타의 커다란 패킷을 명확하게 기입 및 판독하는 고용량 테이프 드라이브 | |
AU659031B2 (en) | Network adapter with host indication optimization | |
GB2345170A (en) | Memory transactions on a low pin count bus | |
SE9403533D0 (sv) | System och förfarande för behandling av signaldata samt kommunikationssystem omfattande ett signaldatabehandlingssystem | |
KR880009498A (ko) | 테이타 교환용 데이타 전송 버퍼회로 | |
EP0272150A3 (en) | Register device | |
KR840005958A (ko) | 디지탈 전송시스템의 정열기 | |
EP0164972A3 (en) | Shared memory multiprocessor system | |
DE59704623D1 (en) | Aufdatverfahren | |
JPS6476346A (en) | Disk cache control system | |
JPS57130150A (en) | Register control system | |
ES2070557T3 (es) | Sistema de proceso de datos con varias frecuencias de impulsos de reloj. | |
TWI221973B (en) | Data transfer system capable of transferring data at high transfer speed | |
ES2002315A6 (es) | Dispositivo de conexiones para transmitir senales de datos entre equipos de control enlazados entre si a traves de un sistema de lineas en anillo | |
TH31018A (th) | ตัวเชื่อมโยงข้อมูลและระบบการสื่อสารความเร็วสูงที่ใช้สิ่งเดียวกัน | |
JPS5667466A (en) | Data processing system | |
JPS5743219A (en) | Data transfer device | |
JPS5771044A (en) | Data buffer control system | |
SU1264196A1 (ru) | Устройство дл обмена информацией | |
JPS57117052A (en) | Address controller | |
JPS57127259A (en) | System for high-speed data transfer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |