TW358989B - Method of forming gold-oxygen semiconductor cells - Google Patents

Method of forming gold-oxygen semiconductor cells

Info

Publication number
TW358989B
TW358989B TW086104401A TW86104401A TW358989B TW 358989 B TW358989 B TW 358989B TW 086104401 A TW086104401 A TW 086104401A TW 86104401 A TW86104401 A TW 86104401A TW 358989 B TW358989 B TW 358989B
Authority
TW
Taiwan
Prior art keywords
layer
forming
silicon nitride
slots
nitride layer
Prior art date
Application number
TW086104401A
Other languages
English (en)
Inventor
Wen-Guan Ye
Jin-Lai Chen
Jr-Wen Jou
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW086104401A priority Critical patent/TW358989B/zh
Priority to US08/863,426 priority patent/US5786255A/en
Application granted granted Critical
Publication of TW358989B publication Critical patent/TW358989B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • H01L29/66583—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with initial gate mask or masking layer complementary to the prospective gate location, e.g. with dummy source and drain contacts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41775—Source or drain electrodes for field effect devices characterised by the proximity or the relative position of the source or drain electrode and the gate electrode, e.g. the source or drain electrode separated from the gate electrode by side-walls or spreading around or above the gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41775—Source or drain electrodes for field effect devices characterised by the proximity or the relative position of the source or drain electrode and the gate electrode, e.g. the source or drain electrode separated from the gate electrode by side-walls or spreading around or above the gate electrode
    • H01L29/41783—Raised source or drain electrodes self aligned with the gate

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Thin Film Transistor (AREA)
TW086104401A 1997-04-08 1997-04-08 Method of forming gold-oxygen semiconductor cells TW358989B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW086104401A TW358989B (en) 1997-04-08 1997-04-08 Method of forming gold-oxygen semiconductor cells
US08/863,426 US5786255A (en) 1997-04-08 1997-05-27 Method of forming a metallic oxide semiconductor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW086104401A TW358989B (en) 1997-04-08 1997-04-08 Method of forming gold-oxygen semiconductor cells

Publications (1)

Publication Number Publication Date
TW358989B true TW358989B (en) 1999-05-21

Family

ID=21626524

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086104401A TW358989B (en) 1997-04-08 1997-04-08 Method of forming gold-oxygen semiconductor cells

Country Status (2)

Country Link
US (1) US5786255A (zh)
TW (1) TW358989B (zh)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5915181A (en) * 1996-07-22 1999-06-22 Vanguard International Semiconductor Corporation Method for forming a deep submicron MOSFET device using a silicidation process
US6162714A (en) * 1997-12-16 2000-12-19 Lsi Logic Corporation Method of forming thin polygates for sub quarter micron CMOS process
US6025254A (en) * 1997-12-23 2000-02-15 Intel Corporation Low resistance gate electrode layer and method of making same
US6274421B1 (en) 1998-01-09 2001-08-14 Sharp Laboratories Of America, Inc. Method of making metal gate sub-micron MOS transistor
US6133106A (en) * 1998-02-23 2000-10-17 Sharp Laboratories Of America, Inc. Fabrication of a planar MOSFET with raised source/drain by chemical mechanical polishing and nitride replacement
US5915183A (en) * 1998-06-26 1999-06-22 International Business Machines Corporation Raised source/drain using recess etch of polysilicon
US6077748A (en) * 1998-10-19 2000-06-20 Advanced Micro Devices, Inc. Advanced trench isolation fabrication scheme for precision polysilicon gate control
US6297106B1 (en) 1999-05-07 2001-10-02 Chartered Semiconductor Manufacturing Ltd. Transistors with low overlap capacitance
KR100338766B1 (ko) * 1999-05-20 2002-05-30 윤종용 티(ｔ)형 소자분리막 형성방법을 이용한 엘리베이티드 샐리사이드 소오스/드레인 영역 형성방법 및 이를 이용한 반도체 소자
US6297109B1 (en) 1999-08-19 2001-10-02 Chartered Semiconductor Manufacturing Ltd. Method to form shallow junction transistors while eliminating shorts due to junction spiking
US6107140A (en) * 1999-12-20 2000-08-22 Chartered Semiconductor Manufacturing Ltd. Method of patterning gate electrode conductor with ultra-thin gate oxide
US6475916B1 (en) 2000-01-18 2002-11-05 Chartered Semiconductor Manufacturing Ltd. Method of patterning gate electrode with ultra-thin gate dielectric
US6291330B1 (en) * 2000-01-31 2001-09-18 United Microelectronics Corp. Method of fabricating gate structure to reduce stress production
US6281082B1 (en) 2000-03-13 2001-08-28 Chartered Semiconductor Manufacturing Ltd. Method to form MOS transistors with a common shallow trench isolation and interlevel dielectric gap fill
US6204137B1 (en) 2000-04-24 2001-03-20 Chartered Semiconductor Manufacturing, Ltd. Method to form transistors and local interconnects using a silicon nitride dummy gate technique
US6621320B2 (en) * 2001-03-28 2003-09-16 Intel Corporation Vcc independent time delay circuit
US6518133B1 (en) 2002-04-24 2003-02-11 Chartered Semiconductor Manufacturing Ltd Method for fabricating a small dimensional gate with elevated source/drain structures
JP4751705B2 (ja) * 2005-11-18 2011-08-17 富士通セミコンダクター株式会社 半導体装置の製造方法
KR100790869B1 (ko) * 2006-02-16 2008-01-03 삼성전자주식회사 단결정 기판 및 그 제조방법
DE102008006960B4 (de) * 2008-01-31 2009-11-26 Advanced Micro Devices, Inc., Sunnyvale Halbleiterbauelement mit selbstjustierter Kontaktstruktur und Verfahren zur Herstellung
US7915129B2 (en) * 2009-04-22 2011-03-29 Polar Semiconductor, Inc. Method of fabricating high-voltage metal oxide semiconductor transistor devices
US8546219B2 (en) * 2011-10-13 2013-10-01 International Business Machines Corporation Reducing performance variation of narrow channel devices
US9748356B2 (en) 2012-09-25 2017-08-29 Stmicroelectronics, Inc. Threshold adjustment for quantum dot array devices with metal source and drain
US9601630B2 (en) * 2012-09-25 2017-03-21 Stmicroelectronics, Inc. Transistors incorporating metal quantum dots into doped source and drain regions
US10002938B2 (en) 2013-08-20 2018-06-19 Stmicroelectronics, Inc. Atomic layer deposition of selected molecular clusters

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4359816A (en) * 1980-07-08 1982-11-23 International Business Machines Corporation Self-aligned metal process for field effect transistor integrated circuits
US4803173A (en) * 1987-06-29 1989-02-07 North American Philips Corporation, Signetics Division Method of fabrication of semiconductor device having a planar configuration
JP2831745B2 (ja) * 1989-10-31 1998-12-02 富士通株式会社 半導体装置及びその製造方法
US5422289A (en) * 1992-04-27 1995-06-06 National Semiconductor Corporation Method of manufacturing a fully planarized MOSFET and resulting structure
US5270234A (en) * 1992-10-30 1993-12-14 International Business Machines Corporation Deep submicron transistor fabrication method
US5489543A (en) * 1994-12-01 1996-02-06 United Microelectronics Corp. Method of forming a MOS device having a localized anti-punchthrough region

Also Published As

Publication number Publication date
US5786255A (en) 1998-07-28

Similar Documents

Publication Publication Date Title
TW358989B (en) Method of forming gold-oxygen semiconductor cells
US6031261A (en) Silicon-on-insulator-device and fabrication method thereof
TW332924B (en) Semiconductor
JPH0754825B2 (ja) 部分的誘電体分離半導体装置
ITMI972399A1 (it) Processo per la fabbricazione di dispositivo a gate mos con celle autoallineate
EP1282914B1 (en) Method of manufacturing a semiconductor device with shallow trench isolation (STI) sidewall implant
KR930004125B1 (ko) 반도체장치의 소자 분리방법
US6297102B1 (en) Method of forming a surface implant region on a ROM cell using a PLDD implant
KR20050038849A (ko) 이미지 소자의 제조 방법
KR100521790B1 (ko) 반도체기판에좁은열적산화실리콘측면분리영역을형성하는방법및이방법에의해제조된mos반도체소자
US5334543A (en) Method of making reverse lightly doped drain (LDD) for buried N+ conductor
JPS6146964B2 (zh)
TW356559B (en) Method for fabricating semiconductor devices having triple well
KR970018259A (ko) 반도체 소자의 트랜지스터 제조방법
JPH0479336A (ja) 半導体装置の製造方法
KR0171981B1 (ko) 반도체 소자의 아이솔레이션 방법
KR970011138B1 (ko) 모스 트랜지스터의 제조방법
TW358228B (en) Method of minimizing damage to gate dielectric layer during gate electrode plasma etching
KR930007199B1 (ko) 평판형 커패시터 제조방법
TW268140B (en) Process for lightly doped drain with shallow trench and device thereof
KR100252767B1 (ko) 반도체장치 및 그제조방법
KR920008149B1 (ko) 반도체 장치의 제조방법
KR100382556B1 (ko) 반도체 소자의 격리막 제조방법
KR100474543B1 (ko) 반도체소자의 제조방법
KR970030405A (ko) 트렌치 형성방법