TW350118B - Method for manufacturing capacitor of semiconductor device - Google Patents

Method for manufacturing capacitor of semiconductor device

Info

Publication number
TW350118B
TW350118B TW086109969A TW86109969A TW350118B TW 350118 B TW350118 B TW 350118B TW 086109969 A TW086109969 A TW 086109969A TW 86109969 A TW86109969 A TW 86109969A TW 350118 B TW350118 B TW 350118B
Authority
TW
Taiwan
Prior art keywords
film
over
teos usg
forming
conducting film
Prior art date
Application number
TW086109969A
Other languages
English (en)
Inventor
Seong-Hun Kang
Young-Lark Koh
Jung-Kyu Lee
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Application granted granted Critical
Publication of TW350118B publication Critical patent/TW350118B/zh

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/60Electrodes
    • H01L28/82Electrodes with an enlarged surface, e.g. formed by texturisation
    • H01L28/84Electrodes with an enlarged surface, e.g. formed by texturisation being a rough surface, e.g. using hemispherical grains
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • H10B12/033Making the capacitor or connections thereto the capacitor extending over the transistor

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Semiconductor Memories (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Formation Of Insulating Films (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
TW086109969A 1997-02-17 1997-07-15 Method for manufacturing capacitor of semiconductor device TW350118B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019970004671A KR100252211B1 (ko) 1997-02-17 1997-02-17 반도체장치의 커패시터 제조방법

Publications (1)

Publication Number Publication Date
TW350118B true TW350118B (en) 1999-01-11

Family

ID=19497172

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086109969A TW350118B (en) 1997-02-17 1997-07-15 Method for manufacturing capacitor of semiconductor device

Country Status (4)

Country Link
US (1) US6194281B1 (zh)
JP (1) JP2902621B2 (zh)
KR (1) KR100252211B1 (zh)
TW (1) TW350118B (zh)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002289796A (ja) * 2001-03-26 2002-10-04 Nec Corp 半導体装置の製造方法
KR100460718B1 (ko) * 2002-09-06 2004-12-08 아남반도체 주식회사 금속 절연체 금속 캐패시터 제조 방법
KR100460719B1 (ko) * 2002-09-06 2004-12-08 아남반도체 주식회사 금속 절연체 금속 캐패시터 제조 방법
KR100477807B1 (ko) * 2002-09-17 2005-03-22 주식회사 하이닉스반도체 캐패시터 및 그의 제조 방법
US6943039B2 (en) * 2003-02-11 2005-09-13 Applied Materials Inc. Method of etching ferroelectric layers
KR100634509B1 (ko) * 2004-08-20 2006-10-13 삼성전자주식회사 3차원 반도체 캐패시터 및 그 제조 방법
KR100655755B1 (ko) 2004-10-04 2006-12-11 삼성전자주식회사 반도체 장치의 제조 방법

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04368172A (ja) * 1991-06-14 1992-12-21 Mitsubishi Electric Corp 半導体装置及びその製造方法
JPH06151749A (ja) * 1992-11-04 1994-05-31 Mitsubishi Electric Corp 半導体装置およびその製造方法
KR970007967B1 (en) * 1994-05-11 1997-05-19 Hyundai Electronics Ind Fabrication method and semiconductor device
US5688726A (en) * 1994-08-03 1997-11-18 Hyundai Electronics Industries Co., Ltd. Method for fabricating capacitors of semiconductor device having cylindrical storage electrodes
JP2770789B2 (ja) * 1995-05-22 1998-07-02 日本電気株式会社 半導体記憶装置の製造方法
US5736450A (en) * 1997-06-18 1998-04-07 Taiwan Semiconductor Manufacturing Company, Ltd. Method for forming a cylindrical capacitor

Also Published As

Publication number Publication date
JP2902621B2 (ja) 1999-06-07
KR100252211B1 (ko) 2000-04-15
US6194281B1 (en) 2001-02-27
JPH10233494A (ja) 1998-09-02
KR19980068183A (ko) 1998-10-15

Similar Documents

Publication Publication Date Title
JPH01290236A (ja) 幅の広いトレンチを平坦化する方法
US6140024A (en) Remote plasma nitridation for contact etch stop
KR0165496B1 (ko) 고집적 반도체장치의 캐패시터 제조방법
TW200515478A (en) Method for fabricating semiconductor device with fine patterns
TW350118B (en) Method for manufacturing capacitor of semiconductor device
KR100264773B1 (ko) 자기 정렬된 콘택홀을 갖는 반도체 장치의제조 방법
KR19990057781A (ko) 반도체장치의 폴리실리콘 플러그패드 형성방법
KR100859254B1 (ko) 반도체 소자의 커패시터 제조 방법
KR100361572B1 (ko) 반도체 소자의 접촉 구조 형성 방법
KR100317327B1 (ko) 반도체 소자의 제조방법
KR100532981B1 (ko) 반도체소자 식각방법
KR100871370B1 (ko) 반도체소자의 금속배선 형성방법
KR100367694B1 (ko) 반도체소자의콘택제조방법
JP3555319B2 (ja) 半導体装置の製造方法
KR100386613B1 (ko) 반도체 소자의 제조방법
KR100567068B1 (ko) 반도체소자의 제조방법
KR100333378B1 (ko) 반도체 소자의 제조방법
KR100436063B1 (ko) 반도체 장치의 콘택홀 형성 방법
KR100235960B1 (ko) 반도체소자의 도전 라인 형성방법
KR100298427B1 (ko) 반도체장치의제조방법
KR20010045420A (ko) 반도체 소자의 층간절연막 형성 방법
KR20050011461A (ko) 스토리지노드 플러그 형성 방법
KR20020058589A (ko) 반도체 소자의 콘택 형성 방법
KR20030000950A (ko) 반도체소자의 제조방법
KR20020050423A (ko) 반도체 소자의 캐패시터 제조 방법

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees