TW325594B - Method for fabricating semiconductor device - Google Patents

Method for fabricating semiconductor device

Info

Publication number
TW325594B
TW325594B TW085110740A TW85110740A TW325594B TW 325594 B TW325594 B TW 325594B TW 085110740 A TW085110740 A TW 085110740A TW 85110740 A TW85110740 A TW 85110740A TW 325594 B TW325594 B TW 325594B
Authority
TW
Taiwan
Prior art keywords
conductivity type
impurity
layers
forming
low
Prior art date
Application number
TW085110740A
Other languages
English (en)
Inventor
Masahiro Hasegawa
Original Assignee
Sharp Kk
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Kk filed Critical Sharp Kk
Application granted granted Critical
Publication of TW325594B publication Critical patent/TW325594B/zh

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B20/00Read-only memory [ROM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B20/00Read-only memory [ROM] devices
    • H10B20/27ROM only
    • H10B20/30ROM only having the source region and the drain region on the same level, e.g. lateral transistors
    • H10B20/38Doping programmed, e.g. mask ROM
    • H10B20/387Source region or drain region doping programmed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823412MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823437MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H01L21/823456MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B20/00Read-only memory [ROM] devices
    • H10B20/60Peripheral circuit regions
    • H10B20/65Peripheral circuit regions of memory structures of the ROM only type

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Element Separation (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
TW085110740A 1996-03-13 1996-09-03 Method for fabricating semiconductor device TW325594B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP05591596A JP3355083B2 (ja) 1996-03-13 1996-03-13 半導体装置の製造方法

Publications (1)

Publication Number Publication Date
TW325594B true TW325594B (en) 1998-01-21

Family

ID=13012415

Family Applications (1)

Application Number Title Priority Date Filing Date
TW085110740A TW325594B (en) 1996-03-13 1996-09-03 Method for fabricating semiconductor device

Country Status (4)

Country Link
US (1) US5780344A (zh)
JP (1) JP3355083B2 (zh)
KR (1) KR100221064B1 (zh)
TW (1) TW325594B (zh)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6214675B1 (en) * 1999-02-08 2001-04-10 Lucent Technologies Inc. Method for fabricating a merged integrated circuit device
JP2000349173A (ja) * 1999-06-04 2000-12-15 Nec Corp フラットセル型半導体メモリ装置の製造方法
KR100401004B1 (ko) * 2001-08-27 2003-10-10 동부전자 주식회사 마스크롬 구조 및 그의 제조방법
KR100401005B1 (ko) * 2001-08-27 2003-10-10 동부전자 주식회사 마스크롬 제조방법
CN1225782C (zh) * 2002-12-27 2005-11-02 中芯国际集成电路制造(上海)有限公司 一种掩膜式只读存储器工艺与元件
CN102315170B (zh) * 2011-05-26 2013-07-31 北京大学 一种基于湿法腐蚀制备硅纳米线场效应晶体管的方法
KR20190111389A (ko) 2018-03-22 2019-10-02 주식회사 다온 인터내셔널 김서림 방지용 마스크
KR20200114043A (ko) 2019-03-27 2020-10-07 주식회사 화림에프포 김서림 방지패드가 부착된 마스크
KR20210065539A (ko) 2019-11-27 2021-06-04 주식회사 다온 인터내셔널 김서림 방지용 팬 유닛 및 마스크
KR102640783B1 (ko) 2022-03-16 2024-02-23 강태구 안경김서림방지패드를 갖는 마스크

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4458262A (en) * 1980-05-27 1984-07-03 Supertex, Inc. CMOS Device with ion-implanted channel-stop region and fabrication method therefor
US5330924A (en) * 1993-11-19 1994-07-19 United Microelectronics Corporation Method of making 0.6 micrometer word line pitch ROM cell by 0.6 micrometer technology
US5597753A (en) * 1994-12-27 1997-01-28 United Microelectronics Corporation CVD oxide coding method for ultra-high density mask read-only-memory (ROM)
US5576573A (en) * 1995-05-31 1996-11-19 United Microelectronics Corporation Stacked CVD oxide architecture multi-state memory cell for mask read-only memories

Also Published As

Publication number Publication date
JP3355083B2 (ja) 2002-12-09
JPH09246403A (ja) 1997-09-19
KR970067907A (ko) 1997-10-13
US5780344A (en) 1998-07-14
KR100221064B1 (ko) 1999-09-15

Similar Documents

Publication Publication Date Title
US4411058A (en) Process for fabricating CMOS devices with self-aligned channel stops
TW332924B (en) Semiconductor
US5359219A (en) Silicon on insulator device comprising improved substrate doping
US5130770A (en) Integrated circuit in silicon on insulator technology comprising a field effect transistor
US5861334A (en) Method for fabricating semiconductor device having a buried channel
US5278441A (en) Method for fabricating a semiconductor transistor and structure thereof
KR960014718B1 (en) Method of manufacturing transistor
JP2697392B2 (ja) 相補型半導体装置の製造方法
US5087582A (en) Mosfet and fabrication method
TW325594B (en) Method for fabricating semiconductor device
US7303967B2 (en) Method for fabricating transistor of semiconductor device
US4948744A (en) Process of fabricating a MISFET
EP0884773A3 (en) Method of making an MIS transistor
US6071781A (en) Method of fabricating lateral MOS transistor
TW340965B (en) Process to separate the doping of polygate and source drain regions in dual gate field effect transistors
JPH10116983A (ja) 半導体装置とその製造方法
US5950080A (en) Semiconductor device and method of manufacturing the same
JPH0555589A (ja) 絶縁ゲート形電界効果トランジスタ及びその製造方法
KR100295915B1 (ko) 듀얼게이트를적용한시모스트랜지스터의제조방법
KR0138310B1 (ko) 바이폴라 트랜지스터의 제조방법
JPH02219237A (ja) Mis型半導体装置
JPH0645434A (ja) Mos型半導体装置の製造方法
JP2682426B2 (ja) 半導体集積回路装置およびその製造方法
JPH0951101A (ja) 半導体装置およびその製造方法
JPH11224945A (ja) 半導体装置

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees