TW305956B - - Google Patents
Download PDFInfo
- Publication number
- TW305956B TW305956B TW085111475A TW85111475A TW305956B TW 305956 B TW305956 B TW 305956B TW 085111475 A TW085111475 A TW 085111475A TW 85111475 A TW85111475 A TW 85111475A TW 305956 B TW305956 B TW 305956B
- Authority
- TW
- Taiwan
- Prior art keywords
- channel transistor
- channel
- gate
- drain
- bus
- Prior art date
Links
- 239000013078 crystal Substances 0.000 claims description 12
- 239000004065 semiconductor Substances 0.000 claims description 11
- 239000000758 substrate Substances 0.000 claims description 11
- 230000005611 electricity Effects 0.000 claims description 6
- 238000012423 maintenance Methods 0.000 claims description 2
- 241001669679 Eleotris Species 0.000 claims 2
- 230000002079 cooperative effect Effects 0.000 claims 2
- 230000005465 channeling Effects 0.000 claims 1
- 230000014759 maintenance of location Effects 0.000 claims 1
- 108091006146 Channels Proteins 0.000 description 24
- 239000000872 buffer Substances 0.000 description 19
- 230000003071 parasitic effect Effects 0.000 description 16
- 238000010586 diagram Methods 0.000 description 9
- 238000009792 diffusion process Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000000034 method Methods 0.000 description 2
- 108010075750 P-Type Calcium Channels Proteins 0.000 description 1
- 241000283068 Tapiridae Species 0.000 description 1
- KZNMRPQBBZBTSW-UHFFFAOYSA-N [Au]=O Chemical compound [Au]=O KZNMRPQBBZBTSW-UHFFFAOYSA-N 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- RDYMFSUJUZBWLH-UHFFFAOYSA-N endosulfan Chemical compound C12COS(=O)OCC2C2(Cl)C(Cl)=C(Cl)C1(Cl)C2(Cl)Cl RDYMFSUJUZBWLH-UHFFFAOYSA-N 0.000 description 1
- 229910001922 gold oxide Inorganic materials 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 238000005303 weighing Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Small-Scale Networks (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Electronic Switches (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22421895A JP3192937B2 (ja) | 1995-08-31 | 1995-08-31 | バスホールド回路 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW305956B true TW305956B (enExample) | 1997-05-21 |
Family
ID=16810372
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW085111475A TW305956B (enExample) | 1995-08-31 | 1996-09-19 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US5739702A (enExample) |
| EP (1) | EP0762648B1 (enExample) |
| JP (1) | JP3192937B2 (enExample) |
| KR (1) | KR100241201B1 (enExample) |
| DE (1) | DE69630427T2 (enExample) |
| TW (1) | TW305956B (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11317657A (ja) | 1998-05-06 | 1999-11-16 | Toshiba Corp | トランスミッション・ゲート回路 |
| TW511335B (en) | 1998-06-09 | 2002-11-21 | Mitsubishi Electric Corp | Integrated circuit |
| US6191607B1 (en) * | 1998-09-16 | 2001-02-20 | Cypress Semiconductor Corporation | Programmable bus hold circuit and method of using the same |
| JP4119062B2 (ja) * | 1999-10-25 | 2008-07-16 | 日本テキサス・インスツルメンツ株式会社 | 終端回路 |
| US6512406B1 (en) * | 1999-12-16 | 2003-01-28 | Intel Corporation | Backgate biased synchronizing latch |
| US6504401B1 (en) * | 2001-11-30 | 2003-01-07 | Xilinx, Inc. | Configurable bus hold circuit with low leakage current |
| US7064593B2 (en) * | 2004-09-20 | 2006-06-20 | Texas Instruments Incorporated | Bus-hold circuit |
| JP4768642B2 (ja) * | 2007-01-17 | 2011-09-07 | エヌイーシーコンピュータテクノ株式会社 | トライステートバス回路 |
| FR3062920B1 (fr) * | 2017-02-16 | 2021-06-25 | Spryngs | Circuit de polarisation active et faible consommation d'une entree haute impedance |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5516539A (en) * | 1978-07-20 | 1980-02-05 | Nec Corp | Level shifter circuit |
| US4484088A (en) * | 1983-02-04 | 1984-11-20 | General Electric Company | CMOS Four-transistor reset/set latch |
| US4558237A (en) * | 1984-03-30 | 1985-12-10 | Honeywell Inc. | Logic families interface circuit and having a CMOS latch for controlling hysteresis |
| US5498976A (en) * | 1990-10-26 | 1996-03-12 | Acer Incorporated | Parallel buffer/driver configuration between data sending terminal and data receiving terminal |
| JPH073958B2 (ja) * | 1992-01-31 | 1995-01-18 | インターナショナル・ビジネス・マシーンズ・コーポレイション | 終端回路 |
| JPH0685653A (ja) * | 1992-05-06 | 1994-03-25 | Sgs Thomson Microelectron Inc | バスキーパ特徴を有するレシーバ回路 |
| US5227677A (en) * | 1992-06-10 | 1993-07-13 | International Business Machines Corporation | Zero power transmission line terminator |
| US5347177A (en) * | 1993-01-14 | 1994-09-13 | Lipp Robert J | System for interconnecting VLSI circuits with transmission line characteristics |
| US5469473A (en) * | 1994-04-15 | 1995-11-21 | Texas Instruments Incorporated | Transceiver circuit with transition detection |
| JP3625881B2 (ja) * | 1994-12-20 | 2005-03-02 | 株式会社ルネサステクノロジ | バスシステム及びバスセンスアンプ |
-
1995
- 1995-08-31 JP JP22421895A patent/JP3192937B2/ja not_active Expired - Fee Related
-
1996
- 1996-08-29 EP EP96113838A patent/EP0762648B1/en not_active Expired - Lifetime
- 1996-08-29 US US08/704,995 patent/US5739702A/en not_active Expired - Lifetime
- 1996-08-29 DE DE69630427T patent/DE69630427T2/de not_active Expired - Lifetime
- 1996-08-30 KR KR1019960036655A patent/KR100241201B1/ko not_active Expired - Lifetime
- 1996-09-19 TW TW085111475A patent/TW305956B/zh not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| DE69630427T2 (de) | 2004-07-29 |
| JPH0969770A (ja) | 1997-03-11 |
| US5739702A (en) | 1998-04-14 |
| DE69630427D1 (de) | 2003-11-27 |
| JP3192937B2 (ja) | 2001-07-30 |
| KR100241201B1 (ko) | 2000-02-01 |
| EP0762648B1 (en) | 2003-10-22 |
| EP0762648A2 (en) | 1997-03-12 |
| KR970013701A (ko) | 1997-03-29 |
| EP0762648A3 (en) | 1999-01-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3562725B2 (ja) | 出力バッファ回路、および入出力バッファ回路 | |
| US6535433B2 (en) | Semiconductor logic circuit device of low current consumption | |
| JP3796034B2 (ja) | レベル変換回路および半導体集積回路装置 | |
| TW426988B (en) | Semiconductor integrated circuit apparatus | |
| TW401657B (en) | Input circuit, output circuit and input/output circuit | |
| US11979155B2 (en) | Semiconductor integrated circuit device and level shifter circuit | |
| TW305956B (enExample) | ||
| JP3672184B2 (ja) | 中継用マクロセル | |
| TW558869B (en) | CMOS input buffer protection circuit | |
| TW451538B (en) | Latch up protection circuit suitable for use in multi power supply integrated circuit and its method | |
| TW419622B (en) | CMOS reference voltage generator | |
| US6384632B2 (en) | Buffer circuit | |
| TW448479B (en) | Semiconductor memory device | |
| US5789956A (en) | Low power flip-flop | |
| US6683486B2 (en) | Low voltage shifter with latching function | |
| JP3804633B2 (ja) | 半導体集積回路 | |
| TW517346B (en) | Level shift circuit | |
| TW386321B (en) | I/O buffer capable of withstanding input voltage higher than power voltage | |
| JPH09116414A (ja) | スリーステート出力の駆動回路 | |
| TW200306074A (en) | Amplitude conversion circuit | |
| US20060214685A1 (en) | Level conversion circuit | |
| JP2565076B2 (ja) | 半導体装置 | |
| US7098693B2 (en) | Bi-directional voltage translator | |
| TW382800B (en) | Semiconductor memory device having a plurality of power voltages | |
| JP3386661B2 (ja) | 出力バッファ |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |