KR100241201B1 - 버스홀드회로 - Google Patents

버스홀드회로 Download PDF

Info

Publication number
KR100241201B1
KR100241201B1 KR1019960036655A KR19960036655A KR100241201B1 KR 100241201 B1 KR100241201 B1 KR 100241201B1 KR 1019960036655 A KR1019960036655 A KR 1019960036655A KR 19960036655 A KR19960036655 A KR 19960036655A KR 100241201 B1 KR100241201 B1 KR 100241201B1
Authority
KR
South Korea
Prior art keywords
channel transistor
source
current path
drain current
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
KR1019960036655A
Other languages
English (en)
Korean (ko)
Other versions
KR970013701A (ko
Inventor
히로시 시게하라
마사노리 기누가사
Original Assignee
니시무로 타이죠
가부시키가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 니시무로 타이죠, 가부시키가이샤 도시바 filed Critical 니시무로 타이죠
Publication of KR970013701A publication Critical patent/KR970013701A/ko
Application granted granted Critical
Publication of KR100241201B1 publication Critical patent/KR100241201B1/ko
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Small-Scale Networks (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electronic Switches (AREA)
KR1019960036655A 1995-08-31 1996-08-30 버스홀드회로 Expired - Lifetime KR100241201B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP22421895A JP3192937B2 (ja) 1995-08-31 1995-08-31 バスホールド回路
JP95-224218 1995-08-31

Publications (2)

Publication Number Publication Date
KR970013701A KR970013701A (ko) 1997-03-29
KR100241201B1 true KR100241201B1 (ko) 2000-02-01

Family

ID=16810372

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960036655A Expired - Lifetime KR100241201B1 (ko) 1995-08-31 1996-08-30 버스홀드회로

Country Status (6)

Country Link
US (1) US5739702A (enExample)
EP (1) EP0762648B1 (enExample)
JP (1) JP3192937B2 (enExample)
KR (1) KR100241201B1 (enExample)
DE (1) DE69630427T2 (enExample)
TW (1) TW305956B (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11317657A (ja) 1998-05-06 1999-11-16 Toshiba Corp トランスミッション・ゲート回路
TW511335B (en) 1998-06-09 2002-11-21 Mitsubishi Electric Corp Integrated circuit
US6191607B1 (en) * 1998-09-16 2001-02-20 Cypress Semiconductor Corporation Programmable bus hold circuit and method of using the same
JP4119062B2 (ja) * 1999-10-25 2008-07-16 日本テキサス・インスツルメンツ株式会社 終端回路
US6512406B1 (en) * 1999-12-16 2003-01-28 Intel Corporation Backgate biased synchronizing latch
US6504401B1 (en) * 2001-11-30 2003-01-07 Xilinx, Inc. Configurable bus hold circuit with low leakage current
US7064593B2 (en) * 2004-09-20 2006-06-20 Texas Instruments Incorporated Bus-hold circuit
JP4768642B2 (ja) * 2007-01-17 2011-09-07 エヌイーシーコンピュータテクノ株式会社 トライステートバス回路
FR3062920B1 (fr) * 2017-02-16 2021-06-25 Spryngs Circuit de polarisation active et faible consommation d'une entree haute impedance

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5516539A (en) * 1978-07-20 1980-02-05 Nec Corp Level shifter circuit
US4484088A (en) * 1983-02-04 1984-11-20 General Electric Company CMOS Four-transistor reset/set latch
US4558237A (en) * 1984-03-30 1985-12-10 Honeywell Inc. Logic families interface circuit and having a CMOS latch for controlling hysteresis
US5498976A (en) * 1990-10-26 1996-03-12 Acer Incorporated Parallel buffer/driver configuration between data sending terminal and data receiving terminal
JPH073958B2 (ja) * 1992-01-31 1995-01-18 インターナショナル・ビジネス・マシーンズ・コーポレイション 終端回路
JPH0685653A (ja) * 1992-05-06 1994-03-25 Sgs Thomson Microelectron Inc バスキーパ特徴を有するレシーバ回路
US5227677A (en) * 1992-06-10 1993-07-13 International Business Machines Corporation Zero power transmission line terminator
US5347177A (en) * 1993-01-14 1994-09-13 Lipp Robert J System for interconnecting VLSI circuits with transmission line characteristics
US5469473A (en) * 1994-04-15 1995-11-21 Texas Instruments Incorporated Transceiver circuit with transition detection
JP3625881B2 (ja) * 1994-12-20 2005-03-02 株式会社ルネサステクノロジ バスシステム及びバスセンスアンプ

Also Published As

Publication number Publication date
DE69630427T2 (de) 2004-07-29
JPH0969770A (ja) 1997-03-11
US5739702A (en) 1998-04-14
DE69630427D1 (de) 2003-11-27
JP3192937B2 (ja) 2001-07-30
TW305956B (enExample) 1997-05-21
EP0762648B1 (en) 2003-10-22
EP0762648A2 (en) 1997-03-12
KR970013701A (ko) 1997-03-29
EP0762648A3 (en) 1999-01-27

Similar Documents

Publication Publication Date Title
JP3796034B2 (ja) レベル変換回路および半導体集積回路装置
US5321324A (en) Low-to-high voltage translator with latch-up immunity
US6985022B2 (en) Semiconductor device
US5574389A (en) CMOS 3.3 volt output buffer with 5 volt protection
US5546019A (en) CMOS I/O circuit with 3.3 volt output and tolerance of 5 volt input
KR100324940B1 (ko) Mos논리회로및그mos논리회로를포함하는반도체장치
KR940006965B1 (ko) 출력회로
JPH06303126A (ja) インターフェース回路
JP2516302B2 (ja) 差動受信機
US10181854B1 (en) Low power input buffer using flipped gate MOS
JP2004228782A (ja) レベル変換回路
US5880617A (en) Level conversion circuit and semiconductor integrated circuit
KR100241201B1 (ko) 버스홀드회로
US6838908B2 (en) Mixed-voltage I/O design with novel floating N-well and gate-tracking circuits
EP0217072A1 (en) Semiconductor device
KR100290186B1 (ko) 반도체 집적 회로
KR20070013086A (ko) 반도체 메모리 소자의 레벨 쉬프터 회로
US6489815B2 (en) Low-noise buffer circuit that suppresses current variation
US20090167369A1 (en) Lvds output driver
JP3940743B2 (ja) 半導体集積回路装置およびレベル変換回路
US6545506B1 (en) CMOS output driver that can tolerant a high input voltage
KR100298612B1 (ko) Cmos저전압전류레퍼런스
US6747503B2 (en) CMOS transmission gate with high impedance at power off
US6329842B1 (en) Output circuit for electronic devices
US6788107B2 (en) Variable voltage tolerant input/output circuit

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T13-X000 Administrative time limit extension granted

St.27 status event code: U-3-3-T10-T13-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 13

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 14

FPAY Annual fee payment

Payment date: 20131018

Year of fee payment: 15

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 15

FPAY Annual fee payment

Payment date: 20140930

Year of fee payment: 16

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 16

FPAY Annual fee payment

Payment date: 20151002

Year of fee payment: 17

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 17

PC1801 Expiration of term

St.27 status event code: N-4-6-H10-H14-oth-PC1801

Not in force date: 20160831

Ip right cessation event data comment text: Termination Category : EXPIRATION_OF_DURATION

R18 Changes to party contact information recorded

Free format text: ST27 STATUS EVENT CODE: A-5-5-R10-R18-OTH-X000 (AS PROVIDED BY THE NATIONAL OFFICE)

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000