TW202347607A - 用於製作雙重絕緣體上半導體結構之方法 - Google Patents
用於製作雙重絕緣體上半導體結構之方法 Download PDFInfo
- Publication number
- TW202347607A TW202347607A TW112103175A TW112103175A TW202347607A TW 202347607 A TW202347607 A TW 202347607A TW 112103175 A TW112103175 A TW 112103175A TW 112103175 A TW112103175 A TW 112103175A TW 202347607 A TW202347607 A TW 202347607A
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor layer
- substrate
- donor substrate
- transferred
- insulating layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
- H10P90/19—Preparing inhomogeneous wafers
- H10P90/1904—Preparing vertically inhomogeneous wafers
- H10P90/1906—Preparing SOI wafers
- H10P90/1914—Preparing SOI wafers using bonding
- H10P90/1916—Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/90—Thermal treatments, e.g. annealing or sintering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/10—Isolation regions comprising dielectric materials
- H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/24—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
- H10P50/242—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group IV materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/60—Wet etching
- H10P50/64—Wet etching of semiconductor materials
- H10P50/642—Chemical etching
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P52/00—Grinding, lapping or polishing of wafers, substrates or parts of devices
- H10P52/40—Chemomechanical polishing [CMP]
- H10P52/402—Chemomechanical polishing [CMP] of semiconductor materials
Landscapes
- Element Separation (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FRFR2200849 | 2022-01-31 | ||
| FR2200849A FR3132380B1 (fr) | 2022-01-31 | 2022-01-31 | Procédé de fabrication d’une structure de type double semi-conducteur sur isolant |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW202347607A true TW202347607A (zh) | 2023-12-01 |
Family
ID=81449054
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW112103175A TW202347607A (zh) | 2022-01-31 | 2023-01-30 | 用於製作雙重絕緣體上半導體結構之方法 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US20250140601A1 (https=) |
| EP (1) | EP4473560A1 (https=) |
| JP (1) | JP2025504525A (https=) |
| KR (1) | KR20240142524A (https=) |
| CN (1) | CN118633150A (https=) |
| FR (1) | FR3132380B1 (https=) |
| TW (1) | TW202347607A (https=) |
| WO (1) | WO2023144496A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117594522A (zh) * | 2023-12-25 | 2024-02-23 | 中国科学院微电子研究所 | 一种新型绝缘体上硅晶圆及其制备方法 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3975634B2 (ja) * | 2000-01-25 | 2007-09-12 | 信越半導体株式会社 | 半導体ウェハの製作法 |
| US7160753B2 (en) * | 2004-03-16 | 2007-01-09 | Voxtel, Inc. | Silicon-on-insulator active pixel sensors |
| JP5673572B2 (ja) * | 2012-01-24 | 2015-02-18 | 信越半導体株式会社 | 貼り合わせsoiウェーハの製造方法 |
| FR2987935B1 (fr) * | 2012-03-12 | 2016-07-22 | Soitec Silicon On Insulator | Procede d'amincissement de la couche active de silicium d'un substrat du type "silicium sur isolant" (soi). |
-
2022
- 2022-01-31 FR FR2200849A patent/FR3132380B1/fr active Active
-
2023
- 2023-01-30 WO PCT/FR2023/050116 patent/WO2023144496A1/fr not_active Ceased
- 2023-01-30 EP EP23706412.6A patent/EP4473560A1/fr active Pending
- 2023-01-30 KR KR1020247029136A patent/KR20240142524A/ko active Pending
- 2023-01-30 JP JP2024543908A patent/JP2025504525A/ja active Pending
- 2023-01-30 US US18/834,746 patent/US20250140601A1/en active Pending
- 2023-01-30 TW TW112103175A patent/TW202347607A/zh unknown
- 2023-01-30 CN CN202380019046.5A patent/CN118633150A/zh active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| FR3132380B1 (fr) | 2024-11-29 |
| US20250140601A1 (en) | 2025-05-01 |
| WO2023144496A1 (fr) | 2023-08-03 |
| JP2025504525A (ja) | 2025-02-12 |
| EP4473560A1 (fr) | 2024-12-11 |
| CN118633150A (zh) | 2024-09-10 |
| KR20240142524A (ko) | 2024-09-30 |
| FR3132380A1 (fr) | 2023-08-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101490806B (zh) | 剥离晶片的再利用方法 | |
| JP5926527B2 (ja) | 透明soiウェーハの製造方法 | |
| JP4304879B2 (ja) | 水素イオンまたは希ガスイオンの注入量の決定方法 | |
| JP3900741B2 (ja) | Soiウェーハの製造方法 | |
| US20130089968A1 (en) | Method for finishing silicon on insulator substrates | |
| JPH1197379A (ja) | 半導体基板及び半導体基板の製造方法 | |
| JP4817342B2 (ja) | Soiタイプのウェハの製造方法 | |
| CN107615445B (zh) | 绝缘体上硅晶圆的制造方法 | |
| CN103875061B (zh) | 剥离晶片的再生加工方法 | |
| CN100440478C (zh) | 由双面施予晶片生成半导体材料薄层的方法 | |
| TWI487014B (zh) | 自施體基板轉移一層至處理基板之方法 | |
| US20070087526A1 (en) | Method of recycling an epitaxied donor wafer | |
| TWI430339B (zh) | 用於製備一多層結晶結構之方法 | |
| JP7160943B2 (ja) | 半導体ドナー基板からの層移転を容易にする光アシスト板状体形成 | |
| TW202347607A (zh) | 用於製作雙重絕緣體上半導體結構之方法 | |
| JPH1174209A (ja) | 半導体基板の製造方法 | |
| WO2005067053A1 (ja) | Soiウェーハの作製方法 | |
| CN101558486A (zh) | 制造复合材料晶片的方法以及相应的复合材料晶片 | |
| JP2022167477A (ja) | Soiウェーハの製造方法およびsoiウェーハ | |
| TW202347608A (zh) | 用於製作雙重絕緣體上半導體結構之方法 | |
| JP5113182B2 (ja) | 欠陥クラスタを有する基板内に形成された薄層の転写のための改善された方法 | |
| EP1542275A1 (en) | A method for improving the quality of a heterostructure | |
| JP6607207B2 (ja) | 貼り合わせsoiウェーハの製造方法 | |
| JP2008263010A (ja) | Soi基板の製造方法 | |
| JP2005079109A (ja) | 貼合せsoiウェーハの製造方法及び該方法により製造された貼合せsoiウェーハ |