TW201729110A - 具有硬體流控制的增強型串列周邊介面 - Google Patents
具有硬體流控制的增強型串列周邊介面 Download PDFInfo
- Publication number
- TW201729110A TW201729110A TW105137191A TW105137191A TW201729110A TW 201729110 A TW201729110 A TW 201729110A TW 105137191 A TW105137191 A TW 105137191A TW 105137191 A TW105137191 A TW 105137191A TW 201729110 A TW201729110 A TW 201729110A
- Authority
- TW
- Taiwan
- Prior art keywords
- slave
- voltage state
- select line
- line
- slave select
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
- G06F13/404—Coupling between buses using bus bridges with address mapping
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
- G06F9/4411—Configuring for operating with peripheral devices; Loading of device drivers
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computer Hardware Design (AREA)
- Computer Security & Cryptography (AREA)
- Information Transfer Systems (AREA)
- Power Sources (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201562265877P | 2015-12-10 | 2015-12-10 | |
| US15/348,435 US10140243B2 (en) | 2015-12-10 | 2016-11-10 | Enhanced serial peripheral interface with hardware flow-control |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW201729110A true TW201729110A (zh) | 2017-08-16 |
Family
ID=57442825
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW105137191A TW201729110A (zh) | 2015-12-10 | 2016-11-15 | 具有硬體流控制的增強型串列周邊介面 |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US10140243B2 (enExample) |
| EP (1) | EP3387542B1 (enExample) |
| JP (1) | JP2018536942A (enExample) |
| KR (1) | KR20180092972A (enExample) |
| CN (1) | CN108369569B (enExample) |
| AU (1) | AU2016369271A1 (enExample) |
| BR (1) | BR112018011598A2 (enExample) |
| TW (1) | TW201729110A (enExample) |
| WO (1) | WO2017099959A1 (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20170371830A1 (en) * | 2016-06-28 | 2017-12-28 | Qualcomm Incorporated | Accelerated i3c master stop |
| US9734099B1 (en) * | 2017-04-27 | 2017-08-15 | Micro Lambda Wireless, Inc. | QSPI based methods of simultaneously controlling multiple SPI peripherals |
| US10459869B2 (en) * | 2017-12-17 | 2019-10-29 | Himax Technologies Limited | Electronic apparatus and operation method thereof |
| CN110008155B (zh) * | 2018-01-04 | 2023-02-28 | 奇景光电股份有限公司 | 电子装置及其操作方法 |
| US11288215B2 (en) * | 2020-08-28 | 2022-03-29 | Juniper Networks, Inc. | Mapped register access by microcontrollers |
| CN114138700B (zh) * | 2021-12-03 | 2023-11-24 | 西安广和通无线软件有限公司 | 一种串口数据传输的流控方法、装置、设备及存储介质 |
| TWI812194B (zh) * | 2022-04-27 | 2023-08-11 | 凌通科技股份有限公司 | 序列周邊介面相容性擴展切換方法與使用其之嵌入式系統 |
| CN114911743B (zh) * | 2022-07-12 | 2022-10-25 | 杭州晶华微电子股份有限公司 | Spi从机设备、spi主机设备和相关的通信方法 |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3134819B2 (ja) | 1997-06-04 | 2001-02-13 | ソニー株式会社 | データ処理装置 |
| US5933025A (en) * | 1997-01-15 | 1999-08-03 | Xilinx, Inc. | Low voltage interface circuit with a high voltage tolerance |
| US7171542B1 (en) * | 2000-06-19 | 2007-01-30 | Silicon Labs Cp, Inc. | Reconfigurable interface for coupling functional input/output blocks to limited number of i/o pins |
| US20030028864A1 (en) | 2001-01-29 | 2003-02-06 | Matt Bowen | System, method and article of manufacture for successive compilations using incomplete parameters |
| EP1237090A1 (en) * | 2001-02-28 | 2002-09-04 | Alcatel | Serial peripheral interface master device, a serial peripheral interface slave device and a serial peripheral interface |
| US6957284B2 (en) | 2002-01-16 | 2005-10-18 | Microsoft Corporation | System and method for pendant bud for serially chaining multiple portable pendant peripherals |
| JP4834294B2 (ja) | 2004-01-07 | 2011-12-14 | 日立オートモティブシステムズ株式会社 | データ通信装置及びそれを用いたコントローラ |
| US20050223141A1 (en) * | 2004-03-31 | 2005-10-06 | Pak-Lung Seto | Data flow control in a data storage system |
| US20060143348A1 (en) | 2004-12-29 | 2006-06-29 | Wilson Matthew T | System, method, and apparatus for extended serial peripheral interface |
| US7509445B2 (en) | 2006-04-12 | 2009-03-24 | National Instruments Corporation | Adapting a plurality of measurement cartridges using cartridge controllers |
| JP4066383B2 (ja) | 2006-07-06 | 2008-03-26 | シチズンホールディングス株式会社 | 通信装置および通信制御方法、並びに当該通信装置を備えたプリンタ |
| TWI334547B (en) * | 2007-06-07 | 2010-12-11 | Via Tech Inc | System and method for serial peripheral interface data transmission |
| US7755412B2 (en) | 2008-04-01 | 2010-07-13 | Kyocera Corporation | Bi-directional level shifted interrupt control |
| CN102508812B (zh) * | 2011-11-30 | 2013-09-04 | 上海大学 | 一种基于spi总线的双处理器通信方法 |
| US8732366B2 (en) | 2012-04-30 | 2014-05-20 | Freescale Semiconductor, Inc. | Method to configure serial communications and device thereof |
-
2016
- 2016-11-10 US US15/348,435 patent/US10140243B2/en active Active
- 2016-11-15 BR BR112018011598A patent/BR112018011598A2/pt not_active Application Discontinuation
- 2016-11-15 TW TW105137191A patent/TW201729110A/zh unknown
- 2016-11-15 JP JP2018529109A patent/JP2018536942A/ja active Pending
- 2016-11-15 AU AU2016369271A patent/AU2016369271A1/en not_active Abandoned
- 2016-11-15 KR KR1020187016215A patent/KR20180092972A/ko not_active Withdrawn
- 2016-11-15 WO PCT/US2016/062106 patent/WO2017099959A1/en not_active Ceased
- 2016-11-15 CN CN201680071711.5A patent/CN108369569B/zh active Active
- 2016-11-15 EP EP16804979.9A patent/EP3387542B1/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| AU2016369271A1 (en) | 2018-05-24 |
| JP2018536942A (ja) | 2018-12-13 |
| US20170168978A1 (en) | 2017-06-15 |
| CN108369569A (zh) | 2018-08-03 |
| WO2017099959A1 (en) | 2017-06-15 |
| EP3387542B1 (en) | 2019-12-25 |
| EP3387542A1 (en) | 2018-10-17 |
| CN108369569B (zh) | 2021-04-27 |
| KR20180092972A (ko) | 2018-08-20 |
| US10140243B2 (en) | 2018-11-27 |
| BR112018011598A2 (pt) | 2018-11-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW201729110A (zh) | 具有硬體流控制的增強型串列周邊介面 | |
| TWI822849B (zh) | 混合模式射頻前端介面 | |
| US11256651B2 (en) | Multiple master, multi-slave serial peripheral interface | |
| TW201722120A (zh) | 用於訊息傳遞和輸入／輸出傳遞介面的最優潛時封包化器有限狀態機 | |
| TW201907314A (zh) | 用於虛擬通用輸入/輸出有限狀態機器之硬體事件優先感測可程式化傳輸等待窗 | |
| TW201902142A (zh) | 混合vgpio狀態交換中的輸入/輸出方向解碼 | |
| TW201901467A (zh) | 從設備主設備-寫入/讀取資料包有效負荷擴展 | |
| TW201923605A (zh) | 多分支匯流排中之裝置，事件及訊息參數相關性 | |
| TW200935316A (en) | Multimode device | |
| TW201904237A (zh) | 組態用於主裝置驅動的串列滙流排之最佳滙流排周轉週期 | |
| US20140280960A1 (en) | Methods and apparatus for dynamically allocating devices between multiple controllers | |
| WO2022103488A1 (en) | Disaggregation of computing devices using enhanced retimers with circuit switching | |
| WO2015195784A1 (en) | Systems and methods for providing power savings and interference mitigation on physical transmission media | |
| TW202232335A (zh) | 電源管理積體電路中的次要通訊通道的周邊存取控制 | |
| CN108476158A (zh) | 多个通信总线上的基于优先级的数据通信 | |
| CN103914418A (zh) | 处理器模块、微型服务器以及使用处理器模块的方法 | |
| CN117222994A (zh) | 使用共享时钟和专用数据线的i2c总线架构 | |
| TW201937902A (zh) | 用於低延遲事件訊息之多點虛擬通用輸入/輸出 | |
| TWI685749B (zh) | 用於通信波形的短位址模式 | |
| CN120660083A (zh) | 耦合到共享总线的设备的地址分配 | |
| TW202125270A (zh) | 基於序列執行來控制射頻前端觸發的應用時間 | |
| TW201908984A (zh) | 由第三方啟動之加速改良式內部積體電路停止 | |
| US9436617B2 (en) | Dynamic processor-memory revectoring architecture | |
| US12418478B2 (en) | Interconnect network for multi-tile system on chips | |
| US20200042750A1 (en) | Secure access for system power management interface (spmi) during boot |