AU2016369271A1 - Enhanced serial peripheral interface with hardware flow-control - Google Patents

Enhanced serial peripheral interface with hardware flow-control Download PDF

Info

Publication number
AU2016369271A1
AU2016369271A1 AU2016369271A AU2016369271A AU2016369271A1 AU 2016369271 A1 AU2016369271 A1 AU 2016369271A1 AU 2016369271 A AU2016369271 A AU 2016369271A AU 2016369271 A AU2016369271 A AU 2016369271A AU 2016369271 A1 AU2016369271 A1 AU 2016369271A1
Authority
AU
Australia
Prior art keywords
select line
slave
voltage state
slave select
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2016369271A
Other languages
English (en)
Inventor
Lalan Jee MISHRA
Richard Dominic Wietfeldt
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of AU2016369271A1 publication Critical patent/AU2016369271A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/404—Coupling between buses using bus bridges with address mapping
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4411—Configuring for operating with peripheral devices; Loading of device drivers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • Information Transfer Systems (AREA)
  • Power Sources (AREA)
AU2016369271A 2015-12-10 2016-11-15 Enhanced serial peripheral interface with hardware flow-control Abandoned AU2016369271A1 (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201562265877P 2015-12-10 2015-12-10
US62/265,877 2015-12-10
US15/348,435 US10140243B2 (en) 2015-12-10 2016-11-10 Enhanced serial peripheral interface with hardware flow-control
US15/348,435 2016-11-10
PCT/US2016/062106 WO2017099959A1 (en) 2015-12-10 2016-11-15 Enhanced serial peripheral interface with hardware flow-control

Publications (1)

Publication Number Publication Date
AU2016369271A1 true AU2016369271A1 (en) 2018-05-24

Family

ID=57442825

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2016369271A Abandoned AU2016369271A1 (en) 2015-12-10 2016-11-15 Enhanced serial peripheral interface with hardware flow-control

Country Status (9)

Country Link
US (1) US10140243B2 (enExample)
EP (1) EP3387542B1 (enExample)
JP (1) JP2018536942A (enExample)
KR (1) KR20180092972A (enExample)
CN (1) CN108369569B (enExample)
AU (1) AU2016369271A1 (enExample)
BR (1) BR112018011598A2 (enExample)
TW (1) TW201729110A (enExample)
WO (1) WO2017099959A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170371830A1 (en) * 2016-06-28 2017-12-28 Qualcomm Incorporated Accelerated i3c master stop
US9734099B1 (en) * 2017-04-27 2017-08-15 Micro Lambda Wireless, Inc. QSPI based methods of simultaneously controlling multiple SPI peripherals
US10459869B2 (en) * 2017-12-17 2019-10-29 Himax Technologies Limited Electronic apparatus and operation method thereof
CN110008155B (zh) * 2018-01-04 2023-02-28 奇景光电股份有限公司 电子装置及其操作方法
US11288215B2 (en) * 2020-08-28 2022-03-29 Juniper Networks, Inc. Mapped register access by microcontrollers
CN114138700B (zh) * 2021-12-03 2023-11-24 西安广和通无线软件有限公司 一种串口数据传输的流控方法、装置、设备及存储介质
TWI812194B (zh) * 2022-04-27 2023-08-11 凌通科技股份有限公司 序列周邊介面相容性擴展切換方法與使用其之嵌入式系統
CN114911743B (zh) * 2022-07-12 2022-10-25 杭州晶华微电子股份有限公司 Spi从机设备、spi主机设备和相关的通信方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3134819B2 (ja) 1997-06-04 2001-02-13 ソニー株式会社 データ処理装置
US5933025A (en) * 1997-01-15 1999-08-03 Xilinx, Inc. Low voltage interface circuit with a high voltage tolerance
US7171542B1 (en) * 2000-06-19 2007-01-30 Silicon Labs Cp, Inc. Reconfigurable interface for coupling functional input/output blocks to limited number of i/o pins
US20030028864A1 (en) 2001-01-29 2003-02-06 Matt Bowen System, method and article of manufacture for successive compilations using incomplete parameters
EP1237090A1 (en) * 2001-02-28 2002-09-04 Alcatel Serial peripheral interface master device, a serial peripheral interface slave device and a serial peripheral interface
US6957284B2 (en) 2002-01-16 2005-10-18 Microsoft Corporation System and method for pendant bud for serially chaining multiple portable pendant peripherals
JP4834294B2 (ja) 2004-01-07 2011-12-14 日立オートモティブシステムズ株式会社 データ通信装置及びそれを用いたコントローラ
US20050223141A1 (en) * 2004-03-31 2005-10-06 Pak-Lung Seto Data flow control in a data storage system
US20060143348A1 (en) 2004-12-29 2006-06-29 Wilson Matthew T System, method, and apparatus for extended serial peripheral interface
US7509445B2 (en) 2006-04-12 2009-03-24 National Instruments Corporation Adapting a plurality of measurement cartridges using cartridge controllers
JP4066383B2 (ja) 2006-07-06 2008-03-26 シチズンホールディングス株式会社 通信装置および通信制御方法、並びに当該通信装置を備えたプリンタ
TWI334547B (en) * 2007-06-07 2010-12-11 Via Tech Inc System and method for serial peripheral interface data transmission
US7755412B2 (en) 2008-04-01 2010-07-13 Kyocera Corporation Bi-directional level shifted interrupt control
CN102508812B (zh) * 2011-11-30 2013-09-04 上海大学 一种基于spi总线的双处理器通信方法
US8732366B2 (en) 2012-04-30 2014-05-20 Freescale Semiconductor, Inc. Method to configure serial communications and device thereof

Also Published As

Publication number Publication date
TW201729110A (zh) 2017-08-16
JP2018536942A (ja) 2018-12-13
US20170168978A1 (en) 2017-06-15
CN108369569A (zh) 2018-08-03
WO2017099959A1 (en) 2017-06-15
EP3387542B1 (en) 2019-12-25
EP3387542A1 (en) 2018-10-17
CN108369569B (zh) 2021-04-27
KR20180092972A (ko) 2018-08-20
US10140243B2 (en) 2018-11-27
BR112018011598A2 (pt) 2018-11-27

Similar Documents

Publication Publication Date Title
US10140243B2 (en) Enhanced serial peripheral interface with hardware flow-control
US11256651B2 (en) Multiple master, multi-slave serial peripheral interface
US10482055B2 (en) Hardware event priority sensitive programmable transmit wait-window for virtual GPIO finite state machine
US10445270B2 (en) Configuring optimal bus turnaround cycles for master-driven serial buses
KR20180092969A (ko) 메시징을 위한 최적의 레이턴시 패킷화기 유한 상태 머신 및 입력/출력 트랜스퍼 인터페이스들
US10572438B1 (en) Dynamic optimal data sampling time on a multi-drop bus
US10579549B2 (en) Staggered transmissions on a multi-drop half-duplex bus
US11520729B2 (en) I2C bus architecture using shared clock and dedicated data lines
US10496562B1 (en) Low latency virtual general purpose input/output over I3C
US20180260357A1 (en) I2c clock stretch over i3c bus
WO2019139684A1 (en) Priority scheme for fast arbitration procedures
US20200083875A1 (en) Master read from slave over pulse-width modulated half-duplex 1-wire bus
CN120660083A (zh) 耦合到共享总线的设备的地址分配
US20180181532A1 (en) Data transfer ending in phase differential modes
US10545886B2 (en) Clock line driving for single-cycle data over clock signaling and pre-emption request in a multi-drop bus
US20200042750A1 (en) Secure access for system power management interface (spmi) during boot
EP4162367B1 (en) Providing acknowledgements for system power management interface
US11023408B2 (en) I3C single data rate write flow control
US20170371830A1 (en) Accelerated i3c master stop
WO2018226505A1 (en) Error correction calculation upon serial bus abort
US20190171611A1 (en) Protocol-framed clock line driving for device communication over master-originated clock line
US11119696B2 (en) Technique of register space expansion with branched paging
US20180181533A1 (en) Ending write data transfer in i3c hdr-ddr mode

Legal Events

Date Code Title Description
MK1 Application lapsed section 142(2)(a) - no request for examination in relevant period