TW201614742A - Control of warpage using ABF GC cavity for embedded die package - Google Patents

Control of warpage using ABF GC cavity for embedded die package

Info

Publication number
TW201614742A
TW201614742A TW104125805A TW104125805A TW201614742A TW 201614742 A TW201614742 A TW 201614742A TW 104125805 A TW104125805 A TW 104125805A TW 104125805 A TW104125805 A TW 104125805A TW 201614742 A TW201614742 A TW 201614742A
Authority
TW
Taiwan
Prior art keywords
die
cavity
abf
warpage
control
Prior art date
Application number
TW104125805A
Other languages
English (en)
Other versions
TWI550730B (zh
Inventor
Digvijay A Raorane
Ian En Yoon Chin
Daniel N Sobieski
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of TW201614742A publication Critical patent/TW201614742A/zh
Application granted granted Critical
Publication of TWI550730B publication Critical patent/TWI550730B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping
TW104125805A 2014-09-19 2015-08-07 用於嵌入式晶粒封裝之使用ａｂｆ玻璃布（ｇｃ）空腔之翹曲的控制技術 TWI550730B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/491,892 US9941219B2 (en) 2014-09-19 2014-09-19 Control of warpage using ABF GC cavity for embedded die package

Publications (2)

Publication Number Publication Date
TW201614742A true TW201614742A (en) 2016-04-16
TWI550730B TWI550730B (zh) 2016-09-21

Family

ID=54258793

Family Applications (1)

Application Number Title Priority Date Filing Date
TW104125805A TWI550730B (zh) 2014-09-19 2015-08-07 用於嵌入式晶粒封裝之使用ａｂｆ玻璃布（ｇｃ）空腔之翹曲的控制技術

Country Status (5)

Country Link
US (4) US9941219B2 (zh)
JP (1) JP6220828B2 (zh)
CN (2) CN108962870B (zh)
GB (2) GB2530647B (zh)
TW (1) TWI550730B (zh)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6716363B2 (ja) * 2016-06-28 2020-07-01 株式会社アムコー・テクノロジー・ジャパン 半導体パッケージ及びその製造方法
JP6780710B2 (ja) * 2016-12-28 2020-11-04 株式会社村田製作所 回路モジュール
EP3483921A1 (en) 2017-11-11 2019-05-15 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Embedding known-good component in known-good cavity of known-good component carrier material with pre-formed electric connection structure
US10847471B2 (en) * 2018-07-17 2020-11-24 Intel Corporation Dielectric filler material in conductive material that functions as fiducial for an electronic device
CN109637981B (zh) * 2018-11-20 2021-10-12 奥特斯科技(重庆)有限公司 制造部件承载件的方法、部件承载件以及半制成产品
US11705389B2 (en) * 2019-06-11 2023-07-18 Intel Corporation Vias for package substrates
JP2020141152A (ja) * 2020-06-10 2020-09-03 株式会社アムコー・テクノロジー・ジャパン 半導体アセンブリおよび半導体アセンブリの製造方法
US11552029B2 (en) * 2020-09-04 2023-01-10 Micron Technology, Inc. Semiconductor devices with reinforced substrates
US11728285B2 (en) 2021-08-26 2023-08-15 Nxp Usa, Inc. Semiconductor device packaging warpage control

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002016173A (ja) * 2000-06-30 2002-01-18 Mitsubishi Electric Corp 半導体装置
US6399892B1 (en) * 2000-09-19 2002-06-04 International Business Machines Corporation CTE compensated chip interposer
JP2002111226A (ja) 2000-09-26 2002-04-12 Tdk Corp 複合多層基板およびそれを用いたモジュール
JP4271590B2 (ja) 2004-01-20 2009-06-03 新光電気工業株式会社 半導体装置及びその製造方法
JP4637677B2 (ja) 2005-08-09 2011-02-23 富士フイルム株式会社 積層指示装置、多層基板製造システム、及び多層基板製造方法
JP2007059689A (ja) * 2005-08-25 2007-03-08 Shinko Electric Ind Co Ltd ガラスクロス含有樹脂層を含む構造の積層製品及びその製造方法
JP2007059821A (ja) 2005-08-26 2007-03-08 Shinko Electric Ind Co Ltd 配線基板の製造方法
KR100726240B1 (ko) 2005-10-04 2007-06-11 삼성전기주식회사 전자소자 내장 인쇄회로기판 및 그 제조방법
TWI281737B (en) * 2005-12-13 2007-05-21 Via Tech Inc Chip package and coreless package substrate thereof
TWI294678B (en) 2006-04-19 2008-03-11 Phoenix Prec Technology Corp A method for manufacturing a coreless package substrate
CN102098876B (zh) * 2006-04-27 2014-04-09 日本电气株式会社 用于电路基板的制造工艺
US7892882B2 (en) 2006-06-09 2011-02-22 Freescale Semiconductor, Inc. Methods and apparatus for a semiconductor device package with improved thermal performance
US20080006936A1 (en) * 2006-07-10 2008-01-10 Shih-Ping Hsu Superfine-circuit semiconductor package structure
US7598610B2 (en) 2007-01-04 2009-10-06 Phoenix Precision Technology Corporation Plate structure having chip embedded therein and the manufacturing method of the same
JP5013973B2 (ja) 2007-05-31 2012-08-29 株式会社メイコー プリント配線板及びその製造方法、並びに、このプリント配線板を用いた電子部品収容基板及びその製造方法
US8535978B2 (en) * 2011-12-30 2013-09-17 Deca Technologies Inc. Die up fully molded fan-out wafer level packaging
JP5570855B2 (ja) * 2010-03-18 2014-08-13 新光電気工業株式会社 配線基板及びその製造方法並びに半導体装置及びその製造方法
CN102208391A (zh) * 2010-03-31 2011-10-05 飞思卡尔半导体公司 具有凹陷的单元片接合区域的引线框
US8535989B2 (en) 2010-04-02 2013-09-17 Intel Corporation Embedded semiconductive chips in reconstituted wafers, and systems containing same
US8618652B2 (en) 2010-04-16 2013-12-31 Intel Corporation Forming functionalized carrier structures with coreless packages
JP5578962B2 (ja) * 2010-06-24 2014-08-27 新光電気工業株式会社 配線基板
US9107306B2 (en) * 2010-10-14 2015-08-11 Panasonic Intellectual Property Management Co., Ltd. Hybrid substrate, method for manufacturing the same, and semiconductor integrated circuit package
US8508037B2 (en) * 2010-12-07 2013-08-13 Intel Corporation Bumpless build-up layer and laminated core hybrid structures and methods of assembling same
US8421245B2 (en) * 2010-12-22 2013-04-16 Intel Corporation Substrate with embedded stacked through-silicon via die
JP2013115136A (ja) 2011-11-25 2013-06-10 Ibiden Co Ltd 電子部品内蔵基板及びその製造方法
US9601421B2 (en) * 2011-12-30 2017-03-21 Intel Corporation BBUL material integration in-plane with embedded die for warpage control
KR20140023820A (ko) * 2012-08-17 2014-02-27 삼성전기주식회사 점착 테이프 및 이를 이용한 기판의 제조 방법
US9385102B2 (en) * 2012-09-28 2016-07-05 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming supporting layer over semiconductor die in thin fan-out wafer level chip scale package
US20140175657A1 (en) * 2012-12-21 2014-06-26 Mihir A. Oka Methods to improve laser mark contrast on die backside film in embedded die packages
US8994170B2 (en) * 2013-02-27 2015-03-31 Invensas Corporation Microelectronic unit and package with positional reversal
US9685414B2 (en) * 2013-06-26 2017-06-20 Intel Corporation Package assembly for embedded die and associated techniques and configurations
US9305853B2 (en) * 2013-08-30 2016-04-05 Apple Inc. Ultra fine pitch PoP coreless package
CN103594451B (zh) * 2013-11-18 2016-03-16 华进半导体封装先导技术研发中心有限公司 多层多芯片扇出结构及制作方法
JP2015115334A (ja) * 2013-12-09 2015-06-22 イビデン株式会社 プリント配線板及びプリント配線板の製造方法
CN103972218B (zh) * 2014-04-26 2016-08-24 华进半导体封装先导技术研发中心有限公司 集成无源器件扇出型晶圆级封装结构及制作方法
CN103972217B (zh) * 2014-04-26 2016-08-24 华进半导体封装先导技术研发中心有限公司 集成无源电容扇出型晶圆级封装结构及制作方法

Also Published As

Publication number Publication date
JP6220828B2 (ja) 2017-10-25
TWI550730B (zh) 2016-09-21
US20160086894A1 (en) 2016-03-24
CN105448867A (zh) 2016-03-30
GB2530647A (en) 2016-03-30
US10658307B2 (en) 2020-05-19
US20180301423A1 (en) 2018-10-18
GB2540057B (en) 2018-05-02
GB201514666D0 (en) 2015-09-30
GB2530647B (en) 2018-05-02
CN108962870A (zh) 2018-12-07
US9941219B2 (en) 2018-04-10
US20220230972A1 (en) 2022-07-21
JP2016063214A (ja) 2016-04-25
GB201614003D0 (en) 2016-09-28
US20200251426A1 (en) 2020-08-06
GB2540057A (en) 2017-01-04
US11322457B2 (en) 2022-05-03
CN108962870B (zh) 2022-10-28
CN105448867B (zh) 2019-06-28

Similar Documents

Publication Publication Date Title
TW201614742A (en) Control of warpage using ABF GC cavity for embedded die package
TW201614834A (en) Semiconductor structures with coplanar recessed gate layers and fabrication methods
WO2016209668A3 (en) Structures and methods for reliable packages
TW201642326A (en) Structure and formation method of semiconductor device structure
MY176541A (en) Mold release film and process for producing semiconductor package
TW201612964A (en) Semiconductor device and semiconductor device manufacturing method
EP3246937A4 (en) Method for manufacturing semiconductor substrate, semiconductor substrate, method for manufacturing composite semiconductor substrate, composite semiconductor substrate, and semiconductor bonding substrate
EP4220709A3 (en) Ground via clustering for crosstalk mitigation
GB2547347A (en) Magneto-dielectric substrate, circuit material, and assembly having the same
EP3296845A4 (en) Conductive laminate manufacturing method, conductive laminate, substrate with plate-layer precursor layer, substrate with plate layer, and touch sensor
EP3651193A3 (en) Moulded semiconductor package with capacitive and inductive components
WO2012087474A3 (en) A multi-chip package having a substrate with a plurality of vertically embedded die and a process of forming the same
MY184096A (en) Method and apparatus for forming backside die planar devices and saw filter
EP2960925A4 (en) COMPOSITE SUBSTRATE, SEMICONDUCTOR DEVICE, AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
WO2014112954A8 (en) Substrate for semiconductor packaging and method of forming same
TW201614717A (en) Semiconductor device and method for fabricating the same
PT3339023T (pt) Laminado, método para o fabrico do laminado, dispositivo semicondutor e método para o fabrico do dispositivo semicondutor
TW201613060A (en) Semiconductor device having terminals formed on a chip package including a plurality of semiconductor chips and manufacturing method thereof
GB2566188A (en) Thermal interface material structures
EP3165359A4 (en) Multilayer structure and method for manufacturing same, packaging material and product in which same is used, and electronic device
MY165666A (en) Lead frame, semiconductor package including the lead frame, and method of manufacturing the lead frame
PT3349963T (pt) Processo e dispositivo para a produção de um substrato 3d laminado com um material laminado
TW201611999A (en) Pre-applied underfill
MX2016016089A (es) Un componente polimerico con tinta inyectada e incrustada y el aparato y metodo para su fabricacion.
TWI563632B (en) Semiconductor devices with contact structures and a gate structure positioned in trenches formed in a layer of material