TW201345353A - 晶片組裝結構及晶片組裝方法 - Google Patents

晶片組裝結構及晶片組裝方法 Download PDF

Info

Publication number
TW201345353A
TW201345353A TW101114040A TW101114040A TW201345353A TW 201345353 A TW201345353 A TW 201345353A TW 101114040 A TW101114040 A TW 101114040A TW 101114040 A TW101114040 A TW 101114040A TW 201345353 A TW201345353 A TW 201345353A
Authority
TW
Taiwan
Prior art keywords
solder ball
wafer
pads
circuit board
bonding wire
Prior art date
Application number
TW101114040A
Other languages
English (en)
Inventor
Kai-Wen Wu
Original Assignee
Hon Hai Prec Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hon Hai Prec Ind Co Ltd filed Critical Hon Hai Prec Ind Co Ltd
Priority to TW101114040A priority Critical patent/TW201345353A/zh
Priority to US13/533,024 priority patent/US20130277839A1/en
Publication of TW201345353A publication Critical patent/TW201345353A/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48464Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48475Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48475Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48477Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
    • H01L2224/48478Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
    • H01L2224/48479Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48644Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009Pre-treatment of the connector or the bonding area
    • H01L2224/85051Forming additional members, e.g. for "wedge-on-ball", "ball-on-wedge", "ball-on-ball" connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details

Abstract

一種晶片組裝結構,包括一個電路板、一個位於所述電路板上之晶片以及複數將所述晶片電連接至所述電路板上之焊線。所述電路板上形成有複數第一焊墊,所述晶片上形成複數分別對應於所述第一焊墊之第二焊墊。所述每一個焊墊上形成有一個第一焊球,所述每一個第二焊墊上形成有一個第二焊球。所述焊線分別自所述第一焊球牽拉至對應之第二焊球。所述焊線包括一個因牽拉形成之拱形部,所述拱形部靠近所述第一焊球。本發明還涉及一種晶片組裝方法。

Description

晶片組裝結構及晶片組裝方法
本發明涉及一種晶片組裝結構及晶片組裝方法。
為實現預定之功能,電子產品中一般包括電路板以及複數設置於所述電路板上之晶片,所述晶片可能具有不同之大小以及高度。所述晶片之間以及所述晶片與所述電路板藉由打線方式電連接。
先前技術中,通常將連接線與晶片或者電路板上之焊墊採用壓焊方式相連,然,隨著技術之發展,所述晶片尺寸變得越來越小,相應地,所述晶片之結構也越來越來脆弱,如果採用壓焊之方式與連接線相連,則所述晶片容易在壓力之下損壞,造成晶片組裝良率下降。
有鑒於此,有必要提供一種能夠保證晶片組裝良率之晶片組裝結構以及晶片組裝方法。
一種晶片組裝結構,包括一個電路板、一個位於所述電路板上之晶片以及複數將所述晶片電連接至所述電路板上之焊線。所述電路板上形成有複數第一焊墊,所述晶片上形成複數分別對應於所述第一焊墊之第二焊墊。所述每一個焊墊上形成有一個第一焊球,所述每一個第二焊墊上形成有一個第二焊球。所述焊線分別自所述第一焊球牽拉至對應之第二焊球。所述焊線包括一個因牽拉形成之拱形部,所述拱形部靠近所述第一焊球。
一種晶片組裝方法,包括如下步驟:
提供一個電路板,所述電路板上形成有複數第一焊墊;
提供一個晶片,所述晶片上形成有複數與所述第一焊墊相對應之第二焊墊;
將所述晶片固定設置於所述電路板表面;
於一個所述第二焊墊上形成一個第二焊球;
於對應形成所述第二焊球之第二焊墊之一個所述第一焊墊上形成一個第一焊球;
提供一個焊線,將所述焊線之一端與所述第一焊球相焊接;
將所述焊線由所述第一焊球牽拉至所述第二焊球,所述焊線之另一端焊接至所述第二焊球,所述焊線靠近所述第一焊球因牽拉形成一個拱形部。
相較先前技術,所述之晶片組裝結構以及晶片組裝方法,通過在所述晶片之第二焊墊以及所述電路板之第二焊墊上分別形成焊球,並將所述焊線首先與第一焊墊上之焊球相連,然後將所述焊線牽拉至所述第二焊球之焊球,能夠避免壓焊方式造成所述晶片損壞,提高了晶片組裝良率。另外,上述焊線之連接方式能夠使得因牽拉所形成之拱形部靠近所述第一焊球,相較先前技術,所述焊線之長度有所減少,因此有助於減小焊線之電感,提升所述晶片之性能,並且焊線之高度有所降低,因此可以使得所述晶片組裝結構更為緊湊。
下面將結合附圖對本發明作一具體介紹。
請參閱圖1,本發明之晶片組裝結構100包括一個電路板10、設置於所述電路板10上之晶片20以及連接所述電路板10以及所述晶片20之焊線30。
所述電路板10包括一個用於承載所述晶片20之承載面11。所述承載面11上設置有複數第一焊墊12,所述第一焊墊12與所述電路板10上之電路接線端(圖未示)相連,所述每一個第一焊墊12上形成有一個第一焊球13。
所述晶片20固定設置於所述電路板10之承載面11上。所述晶片20表面設置有複數第二焊墊21,所述第二焊墊21與所述電路板10上之第一焊墊12相對應。所述每一個第二焊墊21上形成有一個第二焊球22。
所述焊線30用於將所述第一焊墊12與對應之第二焊墊21電連接。所述焊線30包括一個與所述第一焊球13相連之起始端31、一個與所述第二焊球22相連之終止端32以及一個拱形部33。所述起始端31為所述焊線30在焊接時首先固定之一端,所述終止端32為所述焊線30在焊接時最後固定之一端。所述拱形部32為所述焊線30由所述第一焊球13向所述第二焊球22牽拉所形成之過渡部分,所述拱形部33靠近所述起始端31且所述拱形部33頂端大致與所述第二焊墊21上之第二焊球22平齊。
所述第一焊球13、所述第二焊球22以及所述焊線30由高導電率之金屬材料構成,本實施方式中,所述第一焊球13、所述第二焊球22以及所述焊線30均由金(Au)構成。
本實施方式中,所述電路板10上之所述晶片20之數量為一個。應當指出,所述晶片20之數量也可以為多個,且多個晶片20之厚度可以不同,所述晶片20之間也可以採用上述方式之焊線30相連,只要所述焊線30之起始端31位於較低之晶片20上,終止端32位於較高之晶片20上,並且所述拱形部33靠近所述起始端31。
請參閱圖2,本發明之晶片組裝方法包括如下步驟:
提供一個電路板,所述電路板上形成有複數第一焊墊;
提供一個晶片,所述晶片上形成有複數與所述第一焊墊相對應之第二焊墊;
將所述晶片固定設置於所述電路板表面;
於一個所述第二焊墊上形成一個第二焊球;
於對應形成所述第二焊球之第二焊墊之一個所述第一焊墊上形成一個第一焊球;
提供一個焊線,將所述焊線之一端與所述第一焊球相焊接;
將所述焊線由所述第一焊球牽拉至所述第二焊球,所述焊線之另一端焊接至所述第二焊球,所述焊線靠近所述第一焊球因牽拉形成一個拱形部。
以上所述僅詳細描述了所述晶片其中一個第二焊墊與所述電路板之對應第一焊墊之連接方法,可以理解,其他第二焊墊與對應之第一焊墊可以採用相同方法實現連接,此處不再一一贅述。
所述之晶片組裝結構以及晶片組裝方法,通過在所述晶片之第二焊墊以及所述電路板之第二焊墊上分別形成焊球,並將所述焊線首先與第一焊墊上之焊球相連,然後將所述焊線牽拉至所述第二焊球之焊球,能夠避免壓焊方式造成所述晶片損壞,提高了晶片組裝良率。另外,上述焊線之連接方式能夠使得因牽拉所形成之拱形部靠近所述第一焊球,相較先前技術,所述焊線之長度有所減少,因此有助於減小焊線之電感,提升所述晶片之性能,並且焊線之高度有所降低,因此可以使得所述晶片組裝結構更為緊湊。
綜上所述,本發明確已符合發明專利之要件,遂依法提出專利申請。惟,以上所述者僅為本發明之較佳實施方式,自不能以此限制本案之申請專利範圍。舉凡熟悉本案技藝之人士援依本發明之精神所作之等效修飾或變化,皆應涵蓋於以下申請專利範圍內。
100...晶片組裝結構
10...電路板
11...承載面
12...第一焊墊
13...第一焊球
20...晶片
21...第二焊墊
22...第二焊球
30...焊線
31...起始端
32...終止端
33...拱形部
圖1係本發明之晶片組裝結構之示意圖。
圖2係本發明晶片組裝方法之流程圖。
100...晶片組裝結構
10...電路板
11...承載面
12...第一焊墊
13...第一焊球
20...晶片
21...第二焊墊
22...第二焊球
30...焊線
31...起始端
32...終止端
33...拱形部

Claims (10)

  1. 一種晶片組裝結構,包括一個電路板、一個位於所述電路板上之晶片以及複數將所述晶片電連接至所述電路板上之焊線,所述電路板上形成有複數第一焊墊,所述晶片上形成複數分別對應於所述第一焊墊之第二焊墊,其改進在於:所述每一個焊墊上形成有一個第一焊球,所述每一個第二焊墊上形成有一個第二焊球,所述焊線分別自所述第一焊球牽拉至對應之第二焊球,所述焊線包括一個因牽拉形成之拱形部,所述拱形部靠近所述第一焊球。
  2. 如申請專利範圍第1項所述之晶片組裝結構,其中,每一個所述焊線包括一個與所述第一焊球相連之起始端以及一個與所述第二焊球相連之終止端,所述拱形部位於所述起始端以及所述終止端之間且靠近所述起始端。
  3. 如申請專利範圍第1項所述之晶片組裝結構,其中,所述拱形部之頂端與所述第二焊墊上之第二焊球平齊。
  4. 如申請專利範圍第1項所述之晶片組裝結構,其中,所述第一焊球、所述第二焊球以及所述焊線由高導電率之金屬材料構成。
  5. 如申請專利範圍第4項所述之晶片組裝結構,其中,所述第一焊球、所述第二焊球以及所述焊線的材料為金。
  6. 一種晶片組裝方法,包括如下步驟:
    提供一個電路板,所述電路板上形成有複數第一焊墊;
    提供一個晶片,所述晶片上形成有複數與所述第一焊墊相對應之第二焊墊;
    將所述晶片固定設置於所述電路板表面;
    於一個所述第二焊墊上形成一個第二焊球;
    於對應形成所述第二焊球之第二焊墊之一個所述第一焊墊上形成一個第一焊球;
    提供一個焊線,將所述焊線之一端與所述第一焊球相焊接;
    將所述焊線由所述第一焊球牽拉至所述第二焊球,所述焊線之另一端焊接至所述第二焊球,所述焊線靠近所述第一焊球因牽拉形成一個拱形部。
  7. 如申請專利範圍第6項所述之晶片組裝方法,其中,所述晶片藉由黏接或者焊接之方式固定於所述電路板表面。
  8. 如申請專利範圍第6項所述之晶片組裝方法,其中,所述拱形部之頂端與所述第二焊墊上之第二焊球平齊。
  9. 如申請專利範圍第6項所述之晶片組裝方法,其中,所述第一焊球、所述第二焊球以及所述焊線由高導電率之金屬材料構成。
  10. 如申請專利範圍第9項所述之晶片組裝方法,其中,所述第一焊球、所述第二焊球以及所述焊線的材料為金。
TW101114040A 2012-04-20 2012-04-20 晶片組裝結構及晶片組裝方法 TW201345353A (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW101114040A TW201345353A (zh) 2012-04-20 2012-04-20 晶片組裝結構及晶片組裝方法
US13/533,024 US20130277839A1 (en) 2012-04-20 2012-06-26 Chip package and method for assembling same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW101114040A TW201345353A (zh) 2012-04-20 2012-04-20 晶片組裝結構及晶片組裝方法

Publications (1)

Publication Number Publication Date
TW201345353A true TW201345353A (zh) 2013-11-01

Family

ID=49379355

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101114040A TW201345353A (zh) 2012-04-20 2012-04-20 晶片組裝結構及晶片組裝方法

Country Status (2)

Country Link
US (1) US20130277839A1 (zh)
TW (1) TW201345353A (zh)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3865055B2 (ja) * 2001-12-28 2007-01-10 セイコーエプソン株式会社 半導体装置の製造方法
US7071421B2 (en) * 2003-08-29 2006-07-04 Micron Technology, Inc. Stacked microfeature devices and associated methods
JP2008034567A (ja) * 2006-07-27 2008-02-14 Fujitsu Ltd 半導体装置及びその製造方法

Also Published As

Publication number Publication date
US20130277839A1 (en) 2013-10-24

Similar Documents

Publication Publication Date Title
JP5816689B2 (ja) ダイスタッキングのための方法および半導体デバイス
US9607963B2 (en) Semiconductor device and fabrication method thereof
TWI481001B (zh) 晶片封裝結構及其製造方法
JP2014220439A5 (zh)
JP2008103685A (ja) 半導体装置及びその製造方法
US9508673B2 (en) Wire bonding method
TWI461128B (zh) 使用銅列互連之強化覆晶結構
US20120241935A1 (en) Package-on-package structure
TWI528516B (zh) 晶片組裝結構及晶片組裝方法
KR101610827B1 (ko) 본딩 구조물의 형성 방법
JP2007150144A (ja) 半導体装置およびその製造方法
TWI528510B (zh) 晶片組裝結構及晶片組裝方法
JP2010087403A (ja) 半導体装置
TW201345353A (zh) 晶片組裝結構及晶片組裝方法
US20170273185A1 (en) Fabrication method of circuit structure
JP6581886B2 (ja) 半導体装置
KR100833187B1 (ko) 반도체 패키지의 와이어 본딩방법
TWI536512B (zh) 投影用鐳射晶片封裝結構
JP2009054741A (ja) 半導体パッケージ
TWI559470B (zh) 無基板的半導體封裝結構及其製造方法
US9289846B2 (en) Method for fabricating wire bonding structure
JP2005317860A (ja) 樹脂封止型半導体装置
US8618664B2 (en) Semiconductor package and method for packaging the same
KR20110056768A (ko) 반도체 패키지
JP6025016B2 (ja) 半導体装置及びその製造方法