TW201023185A - Memory cell and associative memory device using the same - Google Patents
Memory cell and associative memory device using the same Download PDFInfo
- Publication number
- TW201023185A TW201023185A TW98130569A TW98130569A TW201023185A TW 201023185 A TW201023185 A TW 201023185A TW 98130569 A TW98130569 A TW 98130569A TW 98130569 A TW98130569 A TW 98130569A TW 201023185 A TW201023185 A TW 201023185A
- Authority
- TW
- Taiwan
- Prior art keywords
- coupled
- source
- node
- searching
- reading
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
- G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
Landscapes
- Semiconductor Memories (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008280873 | 2008-10-31 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW201023185A true TW201023185A (en) | 2010-06-16 |
Family
ID=42128652
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW98130569A TW201023185A (en) | 2008-10-31 | 2009-09-10 | Memory cell and associative memory device using the same |
Country Status (2)
Country | Link |
---|---|
TW (1) | TW201023185A (fr) |
WO (1) | WO2010050283A1 (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI688964B (zh) * | 2017-11-30 | 2020-03-21 | 美商美光科技公司 | 比較輸入資料與已儲存資料 |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9977485B2 (en) | 2012-09-18 | 2018-05-22 | International Business Machines Corporation | Cache array with reduced power consumption |
KR102517711B1 (ko) * | 2016-06-30 | 2023-04-04 | 삼성전자주식회사 | 메모리 셀 및 이를 포함하는 메모리 장치 |
CN114496034A (zh) * | 2021-12-29 | 2022-05-13 | 大连理工大学 | 一种增强型tl-tcam查表型硬件搜索引擎 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS573291A (en) * | 1980-06-09 | 1982-01-08 | Nippon Telegr & Teleph Corp <Ntt> | Associative memory circuit |
JP2564942B2 (ja) * | 1989-09-13 | 1996-12-18 | 日本電気株式会社 | 選択的連想記憶装置及びその制御方法 |
JP3117375B2 (ja) * | 1994-11-28 | 2000-12-11 | インターナショナル・ビジネス・マシーンズ・コーポレ−ション | 連想メモリの制御回路及び連想メモリ装置 |
JP3923642B2 (ja) * | 1998-03-10 | 2007-06-06 | 株式会社東芝 | 半導体記憶装置 |
JP3416062B2 (ja) * | 1998-10-29 | 2003-06-16 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 連想メモリ(cam) |
-
2009
- 2009-08-04 WO PCT/JP2009/063789 patent/WO2010050283A1/fr active Application Filing
- 2009-09-10 TW TW98130569A patent/TW201023185A/zh unknown
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI688964B (zh) * | 2017-11-30 | 2020-03-21 | 美商美光科技公司 | 比較輸入資料與已儲存資料 |
Also Published As
Publication number | Publication date |
---|---|
WO2010050283A1 (fr) | 2010-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7646658B2 (en) | Memory device with delay tracking for improved timing margin | |
ES2908670T3 (es) | Generación de señal de reloj y control para dispositivos de memoria de alto rendimiento | |
JP5122449B2 (ja) | 論理回路電源電圧と異なるメモリ用の別の電源電圧を有する集積回路 | |
US7313049B2 (en) | Output circuit of a memory and method thereof | |
US8536898B2 (en) | SRAM sense amplifier | |
US7130236B2 (en) | Low power delay controlled zero sensitive sense amplifier | |
US7907442B2 (en) | Semiconductor integrated circuit | |
US20100309740A1 (en) | Low Power, Single-Ended Sensing in a Multi-Port SRAM Using Pre-Discharged Bit Lines | |
US7525854B2 (en) | Memory output circuit and method thereof | |
JP4191278B2 (ja) | 高速書込みリカバリを備えたメモリ装置および関連する書込みリカバリ方法 | |
US10325648B2 (en) | Write driver scheme for bit-writable memories | |
US9978443B2 (en) | Method of controlling auxiliary branches for SRAM cell | |
JP4849249B2 (ja) | 半導体記憶装置 | |
US20030189221A1 (en) | Semiconductor memory | |
TW201023185A (en) | Memory cell and associative memory device using the same | |
JP5306084B2 (ja) | 半導体記憶装置 | |
US10140224B2 (en) | Noise immune data path scheme for multi-bank memory architecture | |
US8611162B2 (en) | Circuit for preventing a dummy read in a memory | |
US11527283B2 (en) | Single ended bitline current sense amplifiers | |
US7248520B2 (en) | Semiconductor memory and data read method of the same | |
TWI699764B (zh) | 記憶體寫入裝置及方法 | |
JP2006059479A (ja) | 連想記憶装置 | |
US7545670B2 (en) | Dual word line or floating bit line low power SRAM | |
JPH04214291A (ja) | 半導体集積回路装置 | |
KR20000074832A (ko) | 메모리 소자의 라이트 회로 |