TW200601706A - Phase lock circuit and information reproduction device - Google Patents

Phase lock circuit and information reproduction device

Info

Publication number
TW200601706A
TW200601706A TW094106663A TW94106663A TW200601706A TW 200601706 A TW200601706 A TW 200601706A TW 094106663 A TW094106663 A TW 094106663A TW 94106663 A TW94106663 A TW 94106663A TW 200601706 A TW200601706 A TW 200601706A
Authority
TW
Taiwan
Prior art keywords
signal
frequency
comparator
reproduction device
information reproduction
Prior art date
Application number
TW094106663A
Other languages
English (en)
Inventor
Kimimasa Senba
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of TW200601706A publication Critical patent/TW200601706A/zh

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/104—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional signal from outside the loop for setting or controlling a parameter in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
TW094106663A 2004-03-04 2005-03-04 Phase lock circuit and information reproduction device TW200601706A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004061234A JP3968525B2 (ja) 2004-03-04 2004-03-04 位相同期回路および情報再生装置

Publications (1)

Publication Number Publication Date
TW200601706A true TW200601706A (en) 2006-01-01

Family

ID=34918049

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094106663A TW200601706A (en) 2004-03-04 2005-03-04 Phase lock circuit and information reproduction device

Country Status (7)

Country Link
US (1) US20070177703A1 (zh)
EP (1) EP1724926A1 (zh)
JP (1) JP3968525B2 (zh)
KR (1) KR20060125880A (zh)
CN (1) CN1951015A (zh)
TW (1) TW200601706A (zh)
WO (1) WO2005086352A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI391674B (zh) * 2009-01-14 2013-04-01
TWI420116B (zh) * 2007-02-08 2013-12-21 Fujitsu General Ltd 相位檢測方法及裝置、同步電動機的控制方法及裝置

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4948077B2 (ja) * 2005-10-14 2012-06-06 ルネサスエレクトロニクス株式会社 送受信装置及びそれを用いた通信システム
GB2435734A (en) * 2006-03-03 2007-09-05 Toumaz Technology Ltd Reducing d.c. offset by comparing two variable signals
JP4357538B2 (ja) 2007-03-07 2009-11-04 株式会社日立製作所 半導体集積回路装置
US8315349B2 (en) * 2007-10-31 2012-11-20 Diablo Technologies Inc. Bang-bang phase detector with sub-rate clock
JP2009159038A (ja) 2007-12-25 2009-07-16 Hitachi Ltd Ｐｌｌ回路
JP5338185B2 (ja) * 2008-08-06 2013-11-13 ヤマハ株式会社 音響信号処理装置
GB201110039D0 (en) 2011-06-15 2011-07-27 Trw Ltd Measurement of motor rotor position or speed
US8907706B2 (en) * 2013-04-29 2014-12-09 Microsemi Semiconductor Ulc Phase locked loop with simultaneous locking to low and high frequency clocks
EP2899708B1 (en) 2014-01-28 2017-05-17 Siemens Schweiz AG Combination of buses for a danger management system
JP6512011B2 (ja) 2015-07-22 2019-05-15 富士通株式会社 受信回路
JP6720769B2 (ja) 2016-08-18 2020-07-08 富士通株式会社 信号再生回路、電子装置及び信号再生方法
CN113810108B (zh) * 2021-09-14 2022-07-26 中国科学院国家授时中心 一种用于光纤时间传递的双层锁定时间信号净化方法及系统

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR950008461B1 (ko) * 1992-03-18 1995-07-31 재단법인 한국전자통신연구소 Nrz 데이터 비트 동기 장치
KR970003097B1 (ko) * 1994-12-02 1997-03-14 양승택 다단 제어구조를 갖는 고속 비트동기 장치
IT1279165B1 (it) * 1995-03-14 1997-12-04 Cselt Centro Studi Lab Telecom Circuito per l'estrazione del segnale di orologio da un flusso dati ad alta velocita'.
US6498772B1 (en) * 1999-09-20 2002-12-24 Matsushita Electric Industrial Co., Ltd. Optical disc apparatus

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI420116B (zh) * 2007-02-08 2013-12-21 Fujitsu General Ltd 相位檢測方法及裝置、同步電動機的控制方法及裝置
TWI391674B (zh) * 2009-01-14 2013-04-01

Also Published As

Publication number Publication date
CN1951015A (zh) 2007-04-18
EP1724926A1 (en) 2006-11-22
JP3968525B2 (ja) 2007-08-29
WO2005086352A1 (ja) 2005-09-15
JP2005252723A (ja) 2005-09-15
US20070177703A1 (en) 2007-08-02
KR20060125880A (ko) 2006-12-06

Similar Documents

Publication Publication Date Title
TW200601706A (en) Phase lock circuit and information reproduction device
US8451971B2 (en) Communication systems, clock generation circuits thereof, and method for generating clock signal
TW200718026A (en) An improved lock detect circuit for a phase locked loop
TW200709587A (en) Circuit for measuring an eye size of data, and method of measuring the eye size of data
TW200503423A (en) Clock and data recovery circuit
TW200701648A (en) Phase and frequency detection circuits
WO2009154906A3 (en) Apparatus and method for multi-phase clock generation
US8076978B2 (en) Circuit with noise shaper
WO2007130442A3 (en) System and method for generating local oscillator (lo) signals for a quadrature mixer
GB0724002D0 (en) Noise tolerant voltage controlled oscillator
DE60217123D1 (de) Pll-zyklusschlupfkompensation
EP3422626B1 (en) Demodulator for pulse-width modulated clock signals
US9543937B2 (en) Multi-phase clock generation
CA2536310A1 (en) System for synchronous sampling and time-of-day clocking using an encoded time signal
EP1909427A3 (en) Clock synchronization circuit
TW200644435A (en) Digital lock detector for phase-locked loop
KR20090076954A (ko) 위상 주파수 검출 장치, 위상 동기 루프 시스템 및 위상 동기 루프 조작 방법
WO2010032184A3 (en) Signal processing using timing comparison
TW200711313A (en) Clock jitter estimation apparatus, systems, and methods
TW200623642A (en) Clock and data recovery circuit
US7519844B2 (en) PVT drift compensation
TW200719596A (en) Signal generating system capable of generating a validation signal and related method thereof
US7057418B1 (en) High speed linear half-rate phase detector
JP2013070323A (ja) Ｃｄｒ回路及びｃｄｒ方法
JP5080223B2 (ja) 発振回路、ｐｌｌ回路、半導体チップ、および、試験装置