IT1279165B1 - Circuito per l'estrazione del segnale di orologio da un flusso dati ad alta velocita'. - Google Patents

Circuito per l'estrazione del segnale di orologio da un flusso dati ad alta velocita'.

Info

Publication number
IT1279165B1
IT1279165B1 IT95TO000190A ITTO950190A IT1279165B1 IT 1279165 B1 IT1279165 B1 IT 1279165B1 IT 95TO000190 A IT95TO000190 A IT 95TO000190A IT TO950190 A ITTO950190 A IT TO950190A IT 1279165 B1 IT1279165 B1 IT 1279165B1
Authority
IT
Italy
Prior art keywords
extraction
circuit
clock signal
high speed
data flow
Prior art date
Application number
IT95TO000190A
Other languages
English (en)
Inventor
Marco Burzio
Original Assignee
Cselt Centro Studi Lab Telecom
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cselt Centro Studi Lab Telecom filed Critical Cselt Centro Studi Lab Telecom
Priority to IT95TO000190A priority Critical patent/IT1279165B1/it
Publication of ITTO950190A0 publication Critical patent/ITTO950190A0/it
Priority to US08/605,393 priority patent/US5686849A/en
Priority to DE0732830T priority patent/DE732830T1/de
Priority to EP96103852A priority patent/EP0732830A3/en
Priority to CA002171690A priority patent/CA2171690C/en
Priority to JP8448196A priority patent/JP2847493B2/ja
Publication of ITTO950190A1 publication Critical patent/ITTO950190A1/it
Application granted granted Critical
Publication of IT1279165B1 publication Critical patent/IT1279165B1/it

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D13/00—Circuits for comparing the phase or frequency of two mutually-independent oscillations
    • H03D13/003—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means
    • H03D13/004—Circuits for comparing the phase or frequency of two mutually-independent oscillations in which both oscillations are converted by logic means into pulses which are applied to filtering or integrating means the logic means delivering pulses at more than one terminal, e.g. up and down pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Logic Circuits (AREA)
IT95TO000190A 1995-03-14 1995-03-14 Circuito per l'estrazione del segnale di orologio da un flusso dati ad alta velocita'. IT1279165B1 (it)

Priority Applications (6)

Application Number Priority Date Filing Date Title
IT95TO000190A IT1279165B1 (it) 1995-03-14 1995-03-14 Circuito per l'estrazione del segnale di orologio da un flusso dati ad alta velocita'.
US08/605,393 US5686849A (en) 1995-03-14 1996-02-22 Circuit for clock signal extraction from a high speed data stream
DE0732830T DE732830T1 (de) 1995-03-14 1996-03-12 Schaltung zur Taktsignalgewinnung aus einem Hochgeschwindigkeitsdatenstrom
EP96103852A EP0732830A3 (en) 1995-03-14 1996-03-12 Circuit for clock signal extraction from a high speed data stream
CA002171690A CA2171690C (en) 1995-03-14 1996-03-13 Circuit for clock signal extraction from a high speed data stream
JP8448196A JP2847493B2 (ja) 1995-03-14 1996-03-14 高速データストリームからのクロック信号抽出回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT95TO000190A IT1279165B1 (it) 1995-03-14 1995-03-14 Circuito per l'estrazione del segnale di orologio da un flusso dati ad alta velocita'.

Publications (3)

Publication Number Publication Date
ITTO950190A0 ITTO950190A0 (it) 1995-03-14
ITTO950190A1 ITTO950190A1 (it) 1996-09-14
IT1279165B1 true IT1279165B1 (it) 1997-12-04

Family

ID=11413351

Family Applications (1)

Application Number Title Priority Date Filing Date
IT95TO000190A IT1279165B1 (it) 1995-03-14 1995-03-14 Circuito per l'estrazione del segnale di orologio da un flusso dati ad alta velocita'.

Country Status (6)

Country Link
US (1) US5686849A (it)
EP (1) EP0732830A3 (it)
JP (1) JP2847493B2 (it)
CA (1) CA2171690C (it)
DE (1) DE732830T1 (it)
IT (1) IT1279165B1 (it)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6020765A (en) * 1997-05-30 2000-02-01 Sun Microsystems, Inc. Frequency difference detector for use with an NRZ signal
JP3407197B2 (ja) 1999-11-26 2003-05-19 松下電器産業株式会社 ＰＬＬ（ＰｈａｓｅＬｏｃｋｅｄＬｏｏｐ）回路
GB2360152A (en) * 2000-03-10 2001-09-12 Rover Group Control circuit arrangements
KR100680476B1 (ko) * 2000-06-30 2007-02-08 매그나칩 반도체 유한회사 차동 주파수 전류 변환기를 구비한 위상고정루프
US6987824B1 (en) * 2000-09-21 2006-01-17 International Business Machines Corporation Method and system for clock/data recovery for self-clocked high speed interconnects
CN100373776C (zh) 2002-06-28 2008-03-05 先进微装置公司 具有自动频率调整的锁相回路
GB2426879C (en) * 2003-12-12 2008-01-21 Qualcomm Inc A phase locked loop that sets gain automatically
JP3968525B2 (ja) * 2004-03-04 2007-08-29 ソニー株式会社 位相同期回路および情報再生装置
US8208596B2 (en) * 2007-01-17 2012-06-26 Sony Corporation System and method for implementing a dual-mode PLL to support a data transmission procedure

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4069462A (en) * 1976-12-13 1978-01-17 Data General Corporation Phase-locked loops
US4272729A (en) * 1979-05-10 1981-06-09 Harris Corporation Automatic pretuning of a voltage controlled oscillator in a frequency synthesizer using successive approximation
US4365211A (en) * 1980-10-31 1982-12-21 Westinghouse Electric Corp. Phase-locked loop with initialization loop
US4787097A (en) * 1987-02-11 1988-11-22 International Business Machines Corporation NRZ phase-locked loop circuit with associated monitor and recovery circuitry
US5157355A (en) * 1988-09-13 1992-10-20 Canon Kabushiki Kaisha Phase-locked loop device having stability over wide frequency range
US5015970A (en) * 1990-02-15 1991-05-14 Advanced Micro Devices, Inc. Clock recovery phase lock loop having digitally range limited operating window
KR950008461B1 (ko) * 1992-03-18 1995-07-31 재단법인 한국전자통신연구소 Nrz 데이터 비트 동기 장치
KR970003097B1 (ko) * 1994-12-02 1997-03-14 양승택 다단 제어구조를 갖는 고속 비트동기 장치

Also Published As

Publication number Publication date
EP0732830A3 (en) 1999-05-06
ITTO950190A1 (it) 1996-09-14
CA2171690C (en) 2000-07-18
ITTO950190A0 (it) 1995-03-14
US5686849A (en) 1997-11-11
DE732830T1 (de) 1999-08-19
JP2847493B2 (ja) 1999-01-20
JPH08279747A (ja) 1996-10-22
CA2171690A1 (en) 1996-09-15
EP0732830A2 (en) 1996-09-18

Similar Documents

Publication Publication Date Title
ITRM910770A1 (it) Apparato per la ricezione di segnali da un trasponditore passivo.
MX9102483A (es) Sistema de apuestas utilizando tarjetas de circuito, para la transferencia de datos a la terminal del agente.
EP0567291A3 (en) Integrated transaction information processing system.
DE69202998D1 (de) Schuztvorrichtung gegenüber elektrostatischen Entladungen.
EP0602637A3 (en) Optical information reader.
IT1140766B (it) Apparecchiatura per l'elabarazione da un segnale di dati ricevuto
FR2662510B1 (fr) Dispositif de retenue d'un element annulaire.
MX9205026A (es) Retiro del aceite en un sistema enfriador centrifugo.
FR2716926B1 (fr) Système d'extraction destiné à extraire un système de tube de production flexible.
FR2707194B1 (fr) Dispositif pour l'enlèvement de copeaux.
IT1284718B1 (it) Dispositivo e procedimento per allineare temporalmente segnali numerici, ad esempio un segnale di orologio ed un flusso di dati.
IT1279165B1 (it) Circuito per l'estrazione del segnale di orologio da un flusso dati ad alta velocita'.
FR2679323B1 (fr) Dispositif d'ejection.
IT1160736B (it) Circuito risuonatore per un sistema di estrazione dal flusso di dati dell'oscillazione alla frequenza di temporizzazione
IT8025792A0 (it) Apparato per l'ottenimento di registrazioni, in forma microfilmata, ad elevata velocita', da un calcolatore o altre sorgenti elettriche di segnali rappresentativi di dati.
IT1281028B1 (it) Circuito serializzatore-parallelizzatore per segnali numerici ad alta velocita'
IT1214377B (it) Circuito numerico per l estrazione di segnali di sincronismo da un flusso seriale di dati codificati
IT8420669A1 (it) "Circuito per il recupero di dati digitali".
FR2668844B1 (fr) Dispositif d'affichage a plasma.
IT8124191A0 (it) Circuito d'aggancio a inversione per l'elaborazione di un segnale di dati.
IT7919549A0 (it) Impianto di trattamento di dati impiegante un canale di dati ad alta velocita'.
FR2692424B1 (fr) Dispositif de filtrage d'un signal vidéo.
FR2674602B1 (fr) Limiteur de debit.
IT8123615A0 (it) Dispositivo per l'importazione di dati digitali accoppiati a determinate funzioni.
FR2684977B1 (fr) Dispositif de desempilage.

Legal Events

Date Code Title Description
0001 Granted