SU1394416A1 - Pulse driver - Google Patents

Abstract

The invention relates to the field of discrete technology, in particular, to devices of automation and computing, and can be used to form single and clock pulses. The invention makes it possible to simplify the former and expand its functional capabilities. For this, the multiplexer 3 and the second D-flip-flop 5 are additionally entered into the shaper. transmitting the input signal in either the whole switch. The highest efficiency of the proposed pulse shaper can be achieved in automation devices where it is necessary to adjust the duration of a single pulse over a wide range or select any pulse necessary for the shaper pulse operation from the sequence of clock pulses. 2 Il. i (L

Description

R

86 / jf.f

6Х.1

ffb / Jf.l

CO SO

-t

4 od

FIG. one

The invention relates to a discrete technique, namely, automation and computing devices, and can be used to form single and clock pulses.

The purpose of the invention is to simplify the former and expand its functionality by forming a single pulse.

FIG. 1 shows a flow chart of a pulse former 5 in FIG. 2 - time diagram.

The pulse shaper contains a clock pulse generator 1, the output of which is connected to the input of the splitter 2 frequency. The outputs of frequency divider 2 are connected to the inputs of multiplexer 3. The first input of the multiplexer is connected to the second control input of the pulse former, the output to the clock input of D-flip-flop 4 and the first output of the pulse former. The information input of the D-flip-flop 4 is connected to the output of the second D-flip-flop 5, and the inverse outputs of the first and second D-flip-flops are connected to the inputs of the And 6 element. control input pulse generator. The forward output of the first D-flip-flop 4 and the output of the multiplexer 3 are respectively the outputs of the single and clock pulses of the driver.

Multiplexer 3 can be represented as standard microcircuits with digital control of transmitting the input signal to the output or, in the simplest version, with a junction switch, (2, ..., n), the multiplexer inputs are connected to the outputs of the splitter 2 frequency shaper control input.

The second trigger 5 can be made on the basis of a D-trigger, the R-input of the trigger is connected to the output of the AND 6 element, the direct output to the information input of the first trigger 4, the inverse output to the s., The second input of the AND 6 element

The pulse shaper operates as follows.

The generator 1 clock pulses produces a sequence of pulses, which is fed to the divider 2 frequency, the outputs of which form., -,

Q

J5 2 25 25

Q. g

.

55

Discrete signals are multiples of two. In the presence of a second control signal, multiplexer 3, without distortion, transmits one of the input signals to an output that is clocking and is a pulse sequence whose frequency corresponds to the frequency of the output signal of the generator 1 f divided by the division factor of p.

Under the influence of a signal at the first control input, the trigger 5 is set to the state of logical 1 at the direct output. The first edge of the triggering pulse, which came after the appearance of the flip-flop 4 of logical 1 on the D input, sets the latter to the state of logical 1 on the direct output. At the same time, the output signal of AND 6 is changed from logical 1 to logical O, and the trigger 5 is set to the logical state O at the forward output. The second edge of the clock sets the trigger 4 to the logical O state at the forward output. Thus, a single pulse is formed, the duration of which is equal to the period of the clock pulses.

The highest efficiency of the proposed pulse shaper can be achieved in automatics devices, in which it is necessary to adjust the duration of a single pulse over a wide range, as well. select from the sequence of clock pulses any impulse necessary for the shaper to work.

Claims (1)

Invention Formula A pulse generator containing a clock pulse generator, serially connected to a frequency divider, a trigger, the second output of which is connected to the first input of the AND element, characterized in that, in order to expand the functionality by forming a single pulse, a multiplexer is inserted into it, trigger, the frequency divider is connected to the first inputs of the multiplexer, its second inputs are connected to the first input bus, and the output is connected to the first output of the driver and the first input of the first trigger Era, the first output of which is connected to the second the output of the driver, the second input element And is connected to the second output of the second trigger, and the output of the element And is connected to the first input of the second ejf.1 You} (, 1 Exit wSepcfA / i / vd / h.guz4 pr my iifffepcf / bm vm email willow a trigger, the first output of which is connected to the second input of the first trigger, and the second input to the control input of the driver. fig.g