SU1438016A1 - Digital frequency manipulator - Google Patents

Abstract

The invention relates to radio engineering and may find application in the construction of data transmission systems. The purpose of the invention is to expand the range of manipulation speeds and carrier frequencies by equalizing the output signal at all carrier frequencies of the spectrum of the out-of-band components. Device The sign V contains Mr. 1 counter 2, D-trigger 3, D / A 4, band-pass filter 5. Dp achievement of the goal in the device entered two permanent storage devices 6.8, two registers 7,10, one-shot - a rator 9 and a controlled phase shifter P. In the device, the period of the sinusoid of the output frequency-manipulated signal is formed by the number of steps inversely proportional to the carrier frequency, which ensures the alignment of the out-of-band spectrum. components on the Bccjf carrier frequencies. The value of the manipulation speeds and carrier frequencies is determined only by the codes contained in the persistent storage devices of § 6.8. 2 Il.

Description

E

NORH

pv

t

HQflf

M.

S

PKW

-№

it

Sign

but

cm

sd

from 00 Oh

9e

 Out

osh

fig j

The invention relates to radio engineering and can be used in the construction of transmission systems,

The purpose of the invention is to expand the speed ranges of the manipulation and carrier frequencies by equalizing all the carrier frequencies of the out-of-band components of the output signal.

Fig. 1 shows a structural electrical circuit of a digital frequency manipulator; 2, time diagrams of his work.

The digital frequency manipulator contains a generator 1, a counter 2, a D-flip-flop 3, a DF-converter 4, a band-pass filter 5f, the first permanent memory (ROM) 6 is the first register 7, the second GOU 8, the one-shot 9, the second register 10 and control Phase shifter 11,

Digital frequency manipulator works as follows

A sinusoidal frequency-manipulated signal (HMS) at the output of the band-pass filter 5 (Fig. 2k) is formed in quarter meters. The limits of each quarter from N to (N + 1) where N. is

fishing number. Clock pulses (fig. 2a from the output of the reference generator 1 are converted by counter 2, ROM 8 by register 10 and digital-to-analog converter 4 to a step signal (fig. 2h) corresponding to the output HMS module. The frequency of the HMS is determined by the group of inputs of the V speed selection keypad data and data input D (FIG. 1). The sinusoid period of the output HMS is formed by the number of steps inversely proportional to the carrier frequency. The codes in ROM 8 are set so that at the end of each quarter the output 4t IC is formed with the last clock of the one-shot pulse, the one-shot 9 generates a control synchronization pulse G (Fig. 26) 8, which resets the count S1x2 and gates the register 7, the codes in ROM 6 are set in such a way that at the moment of arrival of the control signal the state of the signal U (Fig. 2d), which determines the sign of the derivative signal, and (Fig. 2g), And begins to form

cie the next quarter of the output th th. If the time of occurrence of the signaling SU (Fig. 26) coincides; 1 is given with the end of the half period of the output HMS (Figs. 2i, k) 5 then

Signal state changes Sign of U (Fig. 2e), which determines the sign of the output HMS. If the appearance of the signal of the control system coincides with the end of the data bit transmission, a high level is formed at the output of the SD input data synchronization (Fig. 2b), which causes The next bit of input data

D (Fig. 27). Signal The sign U is delayed by one clock cycle by the D-trigger 3 (Fig. 2g) and synchronously with the signal U (Fig. 2) is fed to the control input of the controlled phase rotator 11,

which, depending on the state of the signal, the Sign I) works as an inverter or repeater. A stepped sinusoidal signal is generated at the output of the controlled phase shifter 11.

Claims (1)

(c |) ig.2i), corresponding to the output of the HMS, which through the filter 5 is fed to the output of the digital frequency manipulator (Fig. 2k). Invention Formula 0 five ABOUT five 0 five A digital frequency manipulator containing a series-connected oscillator and countercr as well as a P-flip-flop, a digital-to-analog converter and a band-pass filter whose output is the output of a digital frequency-shifter is different because of its ability to expand the speed ranges of the manipulator Frequencies and carrier frequencies due to the alignment at all non-frequency frequencies of the spectrum of the out-of-band components of the output signal, the first permanent storage device and the first register, as well as volts, are entered in series a swift storage device, a single recorder, a second register and a controlled phase shifter whose output is connected to the input of a bandpass filter, the first output of the first register is connected to the first inputs of the first and second permanent storage devices, the second output of the first register is connected to information input D- the trigger and to the second input of the first permanent storage device, the third output of the first register is connected to the third input of the first permanent storage device and is the synchronization output data of the digital frequency controller, the remaining outputs of the first register connected to the first group of inputs of the first permanent storage device, the fourth input of the first permanent memory device, and the second input of the second permanent storage device are connected and are the data input of the digital frequency manipulator, the second group of inputs of the first permanent storage device is connected to the first group of inputs of the second permanent storage device and is a group of selectable inputs with The speed of manipulation of the digital frequency manipulator, the single-shot output is connected to the input of the synchronization of the first register and to the reset input of the counter, the outputs of which are a-chppppppppppppppppppppggshl IL, (f p | pp pp pp p | pp pp | p p connected to the second group of inputs of the second permanent storage device, one output of which is connected to the one-vibrator resolution input, the remaining outputs are connected to the information inputs of the second register, the generator output is connected to the synchronization inputs of the second-register single vibrator and D-flip-flop, the output of which is connected with the control input of the controlled phase shifter, and the outputs of the second register are connected to the inputs of the digital-to-analog converter, the output of which is connected to the signal input of the controlled phase rasshatel