SU1215185A1 - Synchronizing device with phase-lock control - Google Patents

Abstract

The invention relates to electrical communication and can be used in data transmission equipment. The accuracy of setting the phase of the output (Signal, Pulse sequences from reference generator I and controlled oscillator (UG) 6 through the appropriate dividers 2 and 7 of the frequency with a variable division factor goes to the pulse-phase discriminator HHaTjop: (IFD). Z. Pulses Corresponding to the phase divergence of the compared sequences, through the low-pass filter 4 and the control element 5, affect the frequency 6 of the UG 6. The impulses of the UG arrive at the output of the device, the counting input of the reversible counter (PC) 9 and where the information signal comes in. The pulse from the IFD 8 goes to the control input PC 9. The decoder IO and 11 fix the extreme states of PC 9. From the decoder 10 and 11, the pulses go to the corresponding D-triggers 12 and 13 to change the division ratio dividers of 2.7 frequencies and PC setup 9. 3 silt .... i s with: 1 m riL. 9i & 1

Description

eleven

The invention relates to telecommunications engineering and may be used. Zovapo in data transmission equipment.

The purpose of the invention is to improve the accuracy of setting the phase of the output signal.

FIG. a structural electrical circuit of a phase locked loop synchronization device is presented; 2, 3 - time diagrams of his work.

The synchronization device with phase locked loop contains a reference oscillator I, the first divider 2 frequencies with a variable division factor, the first pulse-phase discriminator 3, the low-pass filter 4, the control element 5 and the second frequency divider 7 with a variable factor division, second pulse) azrvy {discriminator 8, reversible counter 9 | the first and second decoders 10, And, the first and second b-triggers 12, 13, the element OR 14.

The synchronization device with phase auto-adjustable frequency works as follows.

The impulse sequences formed in the reference generator of I Sfig. For or controlled generator 6 (Fig. 21 and 3t) fall correspondingly: on the first divider 2, the frequencies with variable (divider ratio and the second divider 7 "1 frequency with variable dividing ratio. The signals from the output of the first splitter 2 frequencies with a variable division factor (FIG. 2 or SJ) and the second splitter 7 are frequencies with variable kraffi1 (the dividing agent (Fig. or HF) are supplied to the first and second inputs of the first one respectively: - phase discriminator 3 At the output to Then, the pulses are formed according to the sign of the race; (phase of the compared sequences. These pulses go to the input of the low-pass filter 4, from the output of which the constant voltage goes to the control element 5 and changes the frequency of the controlled oscillator 6. As a result, the signals at the outputs of the dividers 2, 7 of the frequency with a variable division factor have an equal frequency and this phase shift.

The pulse length of the pulses from the output of the controlled generator 6 is fed to the first input of the second pulse-phase discriminator 8, to the second

the input of which is fed an information signal (Fig.26 or 3 &). Depending on the phase shift of the information signal and the signal from the output of the controlled generator 6 at the output

The second pulse-phase discriminator 8 generates a control pulse, which is fed to the reversible counter 9, to the counting input of which a signal from the equalized generator is connected. 6, and the reversible counter 9 changes its state when each pulse arrives at the counting input by one up or down. When the reversible counter 9 reaches one of the extreme states, it is fixed by the decoder GO or 1 k at the end of the phase comparison cycle in the first pulse-phase discriminator 3

5 according to the signal from the second divider 7 frequency with a variable coefficient

dividing one of the D-triggers 12 and 13 will enter the logical 1 state (Fig. 2e or Ze. This will send a signal to the initial setting of the reversible counter 9 through the OR element 14 and to the change in the division factors of the dividers 2, 7 variable coefficient

35 divisions.

When the device is working, two cases are possible.

In the first case, the input informational sequence of the pulse. G1 leads ahead of the sequence of pulses at the output of the controlled oscillator 6. At the same time, the division factors of the first divider 2 frequencies with a variable division factor and the second divider 7 frequencies with a variable division factor change in such a way that the difference between the product of the division factor N of the first divider 2 frequencies with a variable factor dividing by :) the modified division factor t of the second divider 7 frequency with a variable factor d laziness and prriz- conducting dividing ratio M 55 cerned secondary frequency divider 7 with a dividing ratio variable at the changed dividing ratio n of the first frequency divider 2 with variable koef40

45

50

3

rai plus division; unit, for example,,,. (Fig. 2).

In the second case, the input information sequence is lagging in phase from the pulse sequence at the output of the controlled generator 6. In this case, the division factors of the first frequency divider 2 and the second frequency divider 7 change so that the difference between the product of the division factor N of the first frequency divider 2 frequency the modified division factor m of the second frequency divider 7 and the product of the division factor M of the second frequency divider 7 by the modified division factor n of the first frequency divider 2 is on minus one, for example,,,, (fig.Zy and 3).

The next phase comparison cycle in the first pulse-phase discriminator 3 will occur when the signals are shifted in phase at the outputs of the first 2 and second 7 frequency dividers by an interval N times smaller than the period of the signal at the output of the controlled oscillator 6. After that, the first and second J) - the triggers 12, 13 return to the initial state according to the signals from the decoders 10, 11 and the first 2 and the second. 7, the frequency dividers will be divided with the specified division factors N and M, respectively. The resulting phase shift will change the signal at the output of the first pulse-phase discriminator 3, which will remain until the signal from the output of the low-pass filter 4 changes the potential at the input of control element 5, respectively, the frequency of the controlled oscillator changes. 6. As a result, the phase shift between the signals at the inputs of the first pulse-phase discriminator 3 will come to the initial state, and the output signal from the output of the controlled generator 6 will approach in phase the average value of the phase of the control signal. The up / down counter 9 averages the positional information of the information signal, thus ensuring high immunity of the phase setting. Reference generator 1

15185

It has a very high frequency stability, due to which the adjustment of the control of the inventive generator 6 can be performed quite rarely.

five

Claims (1)

Invention Formula A synchronization device with phase locked loop, containing a series-connected reference oscillator, a frequency divider, a first pulse-phase discriminator, a low-pass filter, control-. A control unit controlled by a generator, the output of which is the output of the device and connected to the counting input of a frequency divider with a variable division factor, the output of which is connected to the second input 20 of an in-phase-phase discriminator, characterized in that, in order to improve the accuracy of the installation of the output signal phase, a second pulsed-phase signal is introduced into it 25 discriminator, reversible counter, two decoders, two D-triggers and an OR element, the output of which is connected to the installation input of the reversible counter, the outputs of which through 30, the corresponding descrambler is connected to the information inputs of the first and second D triggers, respectively, to the synchronization inputs of which the output of a frequency divider with a variable division factor is connected, to the first control input of which, as well as to the first control input of the frequency divider and the first input of the OR element connected 40 is the output of the first D-trigger, and the output of the second p-trigger is connected to the second control inputs of the frequency divider and the frequency divider with a variable division factor and the second input 45 of the control element OR, while the output of the controlled generator is connected to the first input and the ultrasonic phase discriminator and the counting input of the reversible counter, to the control 5Q th input of which is connected the output of the pulse-phase discriminator, the second input of which is the information input of the device, where the frequency divider is made with a Variable Factor division of the patient.