SG72713A1 - Multilayer printed-circuit board and method of fabricating the multilayer printed-circuit board - Google Patents

Multilayer printed-circuit board and method of fabricating the multilayer printed-circuit board

Info

Publication number
SG72713A1
SG72713A1 SG1996011498A SG1996011498A SG72713A1 SG 72713 A1 SG72713 A1 SG 72713A1 SG 1996011498 A SG1996011498 A SG 1996011498A SG 1996011498 A SG1996011498 A SG 1996011498A SG 72713 A1 SG72713 A1 SG 72713A1
Authority
SG
Singapore
Prior art keywords
circuit board
multilayer printed
conductive circuit
circuit layer
photosensitive dielectric
Prior art date
Application number
SG1996011498A
Other languages
English (en)
Inventor
Shuhichi Okabe
Keizo Sakurai
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of SG72713A1 publication Critical patent/SG72713A1/en

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/111Pads for surface mounting, e.g. lay-out
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09654Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09736Varying thickness of a single conductor; Conductors in the same plane having different thicknesses
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0017Etching of the substrate by chemical or physical means
    • H05K3/0023Etching of the substrate by chemical or physical means by exposure and development of a photosensitive insulating layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/328Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by welding
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
SG1996011498A 1995-12-05 1996-12-03 Multilayer printed-circuit board and method of fabricating the multilayer printed-circuit board SG72713A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP31668095A JP3234757B2 (ja) 1995-12-05 1995-12-05 多層配線基板及びその製造方法

Publications (1)

Publication Number Publication Date
SG72713A1 true SG72713A1 (en) 2000-05-23

Family

ID=18079719

Family Applications (1)

Application Number Title Priority Date Filing Date
SG1996011498A SG72713A1 (en) 1995-12-05 1996-12-03 Multilayer printed-circuit board and method of fabricating the multilayer printed-circuit board

Country Status (6)

Country Link
US (1) US6184479B1 (zh)
JP (1) JP3234757B2 (zh)
KR (1) KR100246863B1 (zh)
CN (1) CN1081434C (zh)
SG (1) SG72713A1 (zh)
TW (1) TW344938B (zh)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE60042976D1 (de) * 1999-08-06 2009-10-29 Ibiden Co Ltd Lösung für die elektrochemische abscheidung, methode, eine leiterplatte unter verwendung dieser lösung herzustellen und mehrschichtige leiterplatte
JP2001209918A (ja) * 1999-11-19 2001-08-03 Nitto Denko Corp 回路付サスペンション基板
JP4459406B2 (ja) * 2000-07-27 2010-04-28 ソニーケミカル&インフォメーションデバイス株式会社 フレキシブル配線板製造方法
WO2005015966A1 (ja) * 2003-08-12 2005-02-17 Fujikura Ltd. プリント配線板およびその製造方法
JP2005166764A (ja) * 2003-11-28 2005-06-23 Toshiba Corp 多層プリント配線板および多層プリント配線板の製造方法
US8263878B2 (en) * 2008-03-25 2012-09-11 Ibiden Co., Ltd. Printed wiring board
US8272126B2 (en) * 2008-04-30 2012-09-25 Panasonic Corporation Method of producing circuit board
US8240036B2 (en) 2008-04-30 2012-08-14 Panasonic Corporation Method of producing a circuit board
WO2009133969A2 (en) * 2008-04-30 2009-11-05 Panasonic Electric Works Co., Ltd. Method of producing circuit board by additive method, and circuit board and multilayer circuit board obtained by the method
US9082438B2 (en) 2008-12-02 2015-07-14 Panasonic Corporation Three-dimensional structure for wiring formation
US8698003B2 (en) 2008-12-02 2014-04-15 Panasonic Corporation Method of producing circuit board, and circuit board obtained using the manufacturing method
US20110017498A1 (en) * 2009-07-27 2011-01-27 Endicott Interconnect Technologies, Inc. Photosensitive dielectric film
CN102598883A (zh) 2009-10-30 2012-07-18 松下电器产业株式会社 电路板以及在电路板上安装有元件的半导体装置
US9332642B2 (en) 2009-10-30 2016-05-03 Panasonic Corporation Circuit board

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60113993A (ja) * 1983-11-25 1985-06-20 三菱電機株式会社 多層回路基板の製造方法
DE69105753T2 (de) * 1990-11-15 1995-05-24 Ibm Herstellungsmethode einer dünnschichtmehrlagenstruktur.
US5450290A (en) * 1993-02-01 1995-09-12 International Business Machines Corporation Printed circuit board with aligned connections and method of making same
US5390412A (en) * 1993-04-08 1995-02-21 Gregoire; George D. Method for making printed circuit boards
JP3286651B2 (ja) * 1993-12-27 2002-05-27 株式会社住友金属エレクトロデバイス セラミック多層配線基板およびその製造法並びにセラミック多層配線基板用導電材料
US5723822A (en) * 1995-03-24 1998-03-03 Integrated Device Technology, Inc. Structure for fabricating a bonding pad having improved adhesion to an underlying structure
JP2917867B2 (ja) * 1995-08-14 1999-07-12 日本電気株式会社 多層配線基板

Also Published As

Publication number Publication date
TW344938B (en) 1998-11-11
CN1162243A (zh) 1997-10-15
CN1081434C (zh) 2002-03-20
JP3234757B2 (ja) 2001-12-04
KR100246863B1 (ko) 2000-03-15
JPH09162555A (ja) 1997-06-20
US6184479B1 (en) 2001-02-06

Similar Documents

Publication Publication Date Title
TW342580B (en) Printed circuit assembly and method of manufacture therefor
US5847936A (en) Optimized routing scheme for an integrated circuit/printed circuit board
TW341722B (en) Surface-mounted semiconductor package and its manufacturing method
KR100412155B1 (ko) 전자 부품 장치 및 그의 제조방법
EP0996154A4 (en) SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD, CIRCUIT SUBSTRATE AND ELECTRONIC DEVICE
JPH0697225A (ja) 半導体装置
SG72713A1 (en) Multilayer printed-circuit board and method of fabricating the multilayer printed-circuit board
EP1895586A3 (en) Semiconductor package substrate
KR970061017A (ko) 도체층부착이방성도전시트 및 이를 사용한 배선기판
EP1198003A4 (en) SEMICONDUCTOR DEVICE, MANUFACTURING METHOD, CIRCUIT BOARD, AND ELECTRONIC DEVICE
CA2422677A1 (en) Technique for reducing the number of layers in a multilayer circuit board
EP0841694A4 (en) SEMICONDUCTOR PACKAGE HAVING MULTI-LAYERED CIRCUIT AND SEMICONDUCTOR COMPONENT
ATE213359T1 (de) Chipmodul und verfahren zur herstellung eines chipmoduls
MY118245A (en) Multilayer printed circuit boards
KR930001361A (ko) 플립 칩 실장 및 결선 패키지 및 그 방법
JPH06120670A (ja) 多層配線基板
JP3899059B2 (ja) 低抵抗高密度信号線をする電子パッケージおよびその製造方法
JP2001168233A (ja) 多重回線グリッド・アレイ・パッケージ
MY139629A (en) Method for fabricating semiconductor component
US6465890B1 (en) Integrated circuit package having offset segmentation of package power and/or ground planes and methods for reducing delamination in integrated circuit packages
EP1049162A3 (en) Interconnection structure of a multilayer circuit board for electrical connection to a semiconductor package and manufacturing method thereof
JP2664485B2 (ja) セラミック多層配線板
JPH02301182A (ja) 薄型実装構造の回路基板
JPH01185943A (ja) 半導体集積回路装置
US5291653A (en) Manufacturing printed wiring boards having electromagnetic wave shielding