SG11201900341WA - Apparatuses including multi-level memory cells and methods of operation of same - Google Patents

Apparatuses including multi-level memory cells and methods of operation of same

Info

Publication number
SG11201900341WA
SG11201900341WA SG11201900341WA SG11201900341WA SG11201900341WA SG 11201900341W A SG11201900341W A SG 11201900341WA SG 11201900341W A SG11201900341W A SG 11201900341WA SG 11201900341W A SG11201900341W A SG 11201900341WA SG 11201900341W A SG11201900341W A SG 11201900341WA
Authority
SG
Singapore
Prior art keywords
international
different
memory cell
pulses
boise
Prior art date
Application number
SG11201900341WA
Inventor
Innocenzo Tortorelli
Russell L Meyer
Agostino Pirovano
Andrea Redaelli
Lorenzo Fratin
Fabio Pellizzer
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of SG11201900341WA publication Critical patent/SG11201900341WA/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5628Programming or writing circuits; Data input circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5678Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using amorphous/crystalline phase transition storage elements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0004Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/004Reading or sensing circuits or methods
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/0061Timing circuits or methods
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/0069Writing or programming circuits or methods
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/004Reading or sensing circuits or methods
    • G11C2013/005Read using potential difference applied between cell electrodes
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/004Reading or sensing circuits or methods
    • G11C2013/0052Read process characterized by the shape, e.g. form, length, amplitude of the read pulse
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/0069Writing or programming circuits or methods
    • G11C2013/0073Write using bi-directional cell biasing
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/0069Writing or programming circuits or methods
    • G11C2013/0092Write characterized by the shape, e.g. form, length, amplitude of the write pulse
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70Resistive array aspects
    • G11C2213/71Three dimensional array
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70Resistive array aspects
    • G11C2213/76Array using an access device for each cell which being not a transistor and not a diode

Landscapes

  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Memories (AREA)
  • Mram Or Spin Memory Techniques (AREA)
  • Medicines That Contain Protein Lipid Enzymes And Other Medicines (AREA)

Abstract

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT) (19) World Intellectual Property MD HIM 0 11101 HOE 3E1 0 0111E011H 01 010 HIDE ill 011 Organization International Bureau (10) International Publication Number (43) International Publication Date .....0\"\"\" WO 2018/031217 Al 15 February 2018 (15.02.2018) WIP0 I PCT (51) International Patent Classification: Agostino; Via Pompeo Marchesi, 57, 20153 Milano (IT). G11C 11/56 (2006.01) REDAELLI, Andrea; Via San Giovanni Bosco 2, 23880 (21) International Application Number: Casatenovo (IT). FRATIN, Lorenzo; Via Vivaldi 8, 80090 PCT/US2017/043245 Buccinasco (IT). PELLIZZER, Fabio; 6142 E. Settlement Court, Boise, Idaho 83716 (US). (22) International Filing Date: (74) Agent: DORSEY & WHITNEY LLP et al.; 701 5th Ave, 21 July 2017 (21.07.2017) Suite 6100, Seattle, Washington 98104 (US). (25) Filing Language: English (81) Designated States (unless otherwise indicated, for every (26) Publication Language: English kind of national protection available): AE, AG, AL, AM, (30) Priority Data: AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, 15/231,518 08 August 2016 (08.08.2016) US CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FL GB, GD, GE, GH, GM, GT, HN, (71) Applicant: MICRON TECHNOLOGY, INC. [US/US]; HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, 8000 South Federal Way, Boise, Idaho 83716 (US). KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, (72) Inventors: TORTORELLI, Innocenzo; Via Verdi 2 A, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, 20063 Cernusco Sul Naviglio (IT). MEYER, Russell L.; 6495 Escarpment, Boise, Idaho 83716 (US). PIROVANO, Title: APPARATUSES INCLUDING MULTI-LEVEL MEMORY CELLS AND METHODS OF OPERATION OF SAME (54) = 200 = = 220-M = 220-1 . . . = 220-0 225 -.0 -41111110. = = = 230-N . 225 . . = = 0 0 = — 230- I 225 = 230-0 = FIG. 2 ,-, Ir ----- (57) : Disclosed herein is a memory cell including a memory element and a selector device. Data may be stored in both the 1-1 N memory element and selector device. The memory cell may be programmed by applying write pulses having different polarities and Il magnitudes. Different polarities of the write pulses may program different logic states into the selector device. Different magnitudes of f .r1 the write pulses may program different logic states into the memory element. The memory cell may be read by read pulses all having 0 ---- the same polarity. The logic state of the memory cell may be detected by observing different threshold voltages when the read pulses GC , I are applied. The different threshold voltages may be responsive to the different polarities and magnitudes of the write pulses. 0 ei O [Continued on next page] WO 2018/031217 Al MIDEDIMOMOIDEIREEMODHOMOH1010Enin SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW. (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG). Published: — with international search report (Art. 21(3))
SG11201900341WA 2016-08-08 2017-07-21 Apparatuses including multi-level memory cells and methods of operation of same SG11201900341WA (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15/231,518 US10446226B2 (en) 2016-08-08 2016-08-08 Apparatuses including multi-level memory cells and methods of operation of same
PCT/US2017/043245 WO2018031217A1 (en) 2016-08-08 2017-07-21 Apparatuses including multi-level memory cells and methods of operation of same

Publications (1)

Publication Number Publication Date
SG11201900341WA true SG11201900341WA (en) 2019-02-27

Family

ID=61069717

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11201900341WA SG11201900341WA (en) 2016-08-08 2017-07-21 Apparatuses including multi-level memory cells and methods of operation of same

Country Status (8)

Country Link
US (3) US10446226B2 (en)
EP (1) EP3497700A4 (en)
JP (2) JP6777368B2 (en)
KR (1) KR102214347B1 (en)
CN (1) CN109564767B (en)
SG (1) SG11201900341WA (en)
TW (1) TWI636459B (en)
WO (1) WO2018031217A1 (en)

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9978810B2 (en) 2015-11-04 2018-05-22 Micron Technology, Inc. Three-dimensional memory apparatuses and methods of use
US10134470B2 (en) 2015-11-04 2018-11-20 Micron Technology, Inc. Apparatuses and methods including memory and operation of same
US10446226B2 (en) 2016-08-08 2019-10-15 Micron Technology, Inc. Apparatuses including multi-level memory cells and methods of operation of same
US9799381B1 (en) * 2016-09-28 2017-10-24 Intel Corporation Double-polarity memory read
US10157670B2 (en) 2016-10-28 2018-12-18 Micron Technology, Inc. Apparatuses including memory cells and methods of operation of same
US10636485B1 (en) * 2017-06-07 2020-04-28 Hrl Laboratories, Llc Time interleaved writing (TIW) of phase change material (PCM) for infrared spatial light modulator (ISLM)
US10497447B2 (en) * 2017-06-29 2019-12-03 SK Hynix Inc. Memory device capable of supporting multiple read operations
US10381075B2 (en) 2017-12-14 2019-08-13 Micron Technology, Inc. Techniques to access a self-selecting memory device
US10546632B2 (en) 2017-12-14 2020-01-28 Micron Technology, Inc. Multi-level self-selecting memory device
US10269442B1 (en) 2017-12-28 2019-04-23 Micron Technology, Inc. Drift mitigation with embedded refresh
US10354729B1 (en) 2017-12-28 2019-07-16 Micron Technology, Inc. Polarity-conditioned memory cell write operations
US10340267B1 (en) 2017-12-29 2019-07-02 Micron Technology, Inc. Semiconductor devices including control logic levels, and related memory devices, control logic assemblies, electronic systems, and methods
US10297290B1 (en) 2017-12-29 2019-05-21 Micron Technology, Inc. Semiconductor devices, and related control logic assemblies, control logic devices, electronic systems, and methods
US10366983B2 (en) 2017-12-29 2019-07-30 Micron Technology, Inc. Semiconductor devices including control logic structures, electronic systems, and related methods
WO2019182591A1 (en) * 2018-03-21 2019-09-26 Intel Corporation Selector element with negative differential resistance (ndr) element for low voltage bipolar memory devices
US10622558B2 (en) 2018-03-30 2020-04-14 Intel Corporation Non-volatile memory cell structures including a chalcogenide material having a narrowed end and a three-dimensional memory device
US10424372B1 (en) * 2018-04-19 2019-09-24 Micron Technology, Inc. Apparatuses and methods for sensing memory cells
US10755781B2 (en) 2018-06-06 2020-08-25 Micron Technology, Inc. Techniques for programming multi-level self-selecting memory cell
US11024372B2 (en) 2018-08-13 2021-06-01 Micron Technology, Inc. Segregation-based memory
KR102636534B1 (en) * 2018-08-20 2024-02-15 에스케이하이닉스 주식회사 Chalcogenide material and electronic device including the same
US10803939B2 (en) * 2018-08-22 2020-10-13 Micron Technology, Inc. Techniques for programming a memory cell
KR102144536B1 (en) * 2018-11-20 2020-08-12 한양대학교 산학협력단 Phase change random access memory element reducing leakage currnet
US11335402B2 (en) * 2018-12-19 2022-05-17 Micron Technology, Inc. Systems and techniques for accessing multiple memory cells concurrently
TWI842855B (en) 2019-03-29 2024-05-21 日商半導體能源研究所股份有限公司 Semiconductor Devices
US10985212B2 (en) * 2019-04-16 2021-04-20 Micron Technology, Inc. Multi-component cell architectures for a memory device
KR20200129453A (en) * 2019-05-08 2020-11-18 에스케이하이닉스 주식회사 Elelctonic device, memory device and operating method of memory device
US10943657B1 (en) 2019-08-19 2021-03-09 Micron Technology, Inc. Mitigation of voltage threshold drift associated with power down condition of non-volatile memory device
TWI760924B (en) 2019-12-03 2022-04-11 美商美光科技公司 Methods and systems for accessing memory cells
CN114762045A (en) * 2019-12-03 2022-07-15 美光科技公司 Method and system for accessing memory cells
WO2021111159A1 (en) * 2019-12-03 2021-06-10 Micron Technology, Inc. Memory device and method for operating the same
US11177009B2 (en) * 2019-12-30 2021-11-16 Micron Technology, Inc. Multi-state programming of memory cells
US11430509B2 (en) * 2020-02-21 2022-08-30 Micron Technology, Inc. Varying-polarity read operations for polarity-written memory cells
US11170853B2 (en) * 2020-03-04 2021-11-09 Micron Technology, Inc. Modified write voltage for memory devices
US11107523B1 (en) 2020-03-24 2021-08-31 Intel Corporation Multi-level cell (MLC) cross-point memory
WO2021229260A1 (en) 2020-05-13 2021-11-18 Micron Technology, Inc. Counter-based methods and systems for accessing memory cells
US11222693B2 (en) * 2020-05-27 2022-01-11 Macronix International Co., Ltd. Data management method for memory and memory apparatus using the same
US11139034B1 (en) * 2020-07-15 2021-10-05 Micron Technology, Inc. Data-based polarity write operations
US11295822B2 (en) * 2020-08-14 2022-04-05 Micron Technology, Inc. Multi-state programming of memory cells
US11295811B2 (en) 2020-08-27 2022-04-05 Micron Technology, Inc. Increase of a sense current in memory
US11587635B2 (en) 2020-09-04 2023-02-21 Micron Technology, Inc. Selective inhibition of memory
US11367484B1 (en) 2021-01-21 2022-06-21 Micron Technology, Inc. Multi-step pre-read for write operations in memory devices
JP2022147390A (en) 2021-03-23 2022-10-06 キオクシア株式会社 Storage device
US11664073B2 (en) 2021-04-02 2023-05-30 Micron Technology, Inc. Adaptively programming memory cells in different modes to optimize performance
US11514983B2 (en) 2021-04-02 2022-11-29 Micron Technology, Inc. Identify the programming mode of memory cells based on cell statistics obtained during reading of the memory cells
US11615854B2 (en) 2021-04-02 2023-03-28 Micron Technology, Inc. Identify the programming mode of memory cells during reading of the memory cells
US11664074B2 (en) 2021-06-02 2023-05-30 Micron Technology, Inc. Programming intermediate state to store data in self-selecting memory cells
US11694747B2 (en) 2021-06-03 2023-07-04 Micron Technology, Inc. Self-selecting memory cells configured to store more than one bit per memory cell
US11735276B2 (en) 2021-06-28 2023-08-22 Micron Technology, Inc. Programming techniques for polarity-based memory cells

Family Cites Families (141)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2514582C2 (en) 1975-04-03 1977-05-26 Siemens Ag CIRCUIT FOR GENERATING READING PULSES
JP3647736B2 (en) 2000-09-29 2005-05-18 株式会社東芝 Magnetoresistive element, magnetic head, and magnetic reproducing apparatus
US6873538B2 (en) 2001-12-20 2005-03-29 Micron Technology, Inc. Programmable conductor random access memory and a method for writing thereto
AU2002331580A1 (en) 2002-08-14 2004-03-03 Intel Corporation Method for reading a structural phase-change memory
US6867996B2 (en) 2002-08-29 2005-03-15 Micron Technology, Inc. Single-polarity programmable resistance-variable memory element
US6856534B2 (en) 2002-09-30 2005-02-15 Texas Instruments Incorporated Ferroelectric memory with wide operating voltage and multi-bit storage per cell
JP4377817B2 (en) 2003-03-18 2009-12-02 株式会社東芝 Programmable resistance memory device
WO2004084228A1 (en) 2003-03-18 2004-09-30 Kabushiki Kaisha Toshiba Phase change memory device
US7394680B2 (en) 2003-03-18 2008-07-01 Kabushiki Kaisha Toshiba Resistance change memory device having a variable resistance element with a recording layer electrode served as a cation source in a write or erase mode
CN100394603C (en) 2003-04-03 2008-06-11 株式会社东芝 Phase change memory device
US7499315B2 (en) 2003-06-11 2009-03-03 Ovonyx, Inc. Programmable matrix array with chalcogenide material
US7180767B2 (en) * 2003-06-18 2007-02-20 Macronix International Co., Ltd. Multi-level memory device and methods for programming and reading the same
US20050041467A1 (en) 2003-06-18 2005-02-24 Macronix International Co., Ltd. Chalcogenide memory
JP2005076280A (en) 2003-08-29 2005-03-24 Honko Mfg Co Ltd Drain device of movable flush toilet
JP4424952B2 (en) 2003-09-16 2010-03-03 株式会社ルネサステクノロジ Nonvolatile semiconductor memory device
TW200527656A (en) 2004-02-05 2005-08-16 Renesas Tech Corp Semiconductor device
JP4701427B2 (en) 2004-04-28 2011-06-15 パナソニック株式会社 Switching element and array type functional element using the same
ATE472157T1 (en) 2004-05-03 2010-07-15 Unity Semiconductor Corp NON-VOLATILE PROGRAMMABLE MEMORY
US7106625B2 (en) 2004-07-06 2006-09-12 Macronix International Co, Td Charge trapping non-volatile memory with two trapping locations per gate, and method for operating same
TWI313863B (en) 2004-09-24 2009-08-21 Macronix Int Co Ltd Chalcogenide memory and operating method thereof
US7324377B2 (en) 2004-10-29 2008-01-29 Macronix International Co., Ltd. Apparatus and method for programming and erasing virtual ground EEPROM without disturbing adjacent cells
US7200045B2 (en) 2004-12-30 2007-04-03 Macronix International Company, Ltd. Method for programming a charge-trapping nonvolatile memory cell by raised-Vs channel initialed secondary electron injection (CHISEL)
JP4535439B2 (en) 2005-02-10 2010-09-01 ルネサスエレクトロニクス株式会社 Semiconductor integrated circuit device
TWI431761B (en) 2005-02-10 2014-03-21 Renesas Electronics Corp Semiconductor integrated device
US7280390B2 (en) * 2005-04-14 2007-10-09 Ovonyx, Inc. Reading phase change memories without triggering reset cell threshold devices
JP5049483B2 (en) * 2005-04-22 2012-10-17 パナソニック株式会社 ELECTRIC ELEMENT, MEMORY DEVICE, AND SEMICONDUCTOR INTEGRATED CIRCUIT
US7426128B2 (en) 2005-07-11 2008-09-16 Sandisk 3D Llc Switchable resistive memory with opposite polarity write pulses
US7345907B2 (en) 2005-07-11 2008-03-18 Sandisk 3D Llc Apparatus and method for reading an array of nonvolatile memory cells including switchable resistor memory elements
KR100729357B1 (en) 2005-08-25 2007-06-15 삼성전자주식회사 Flash memory device capable of improving read speed
US7289359B2 (en) 2005-09-09 2007-10-30 Macronix International Co., Ltd. Systems and methods for using a single reference cell in a dual bit flash memory
JP2007088626A (en) 2005-09-20 2007-04-05 Sony Corp Television receiver
WO2007088626A1 (en) 2006-02-02 2007-08-09 Renesas Technology Corp. Semiconductor device
US7626859B2 (en) 2006-02-16 2009-12-01 Samsung Electronics Co., Ltd. Phase-change random access memory and programming method
KR20070082473A (en) 2006-02-16 2007-08-21 삼성전자주식회사 Programming method for threshold voltage-controlled phase-change random access memory
US7414883B2 (en) 2006-04-20 2008-08-19 Intel Corporation Programming a normally single phase chalcogenide material for use as a memory or FPLA
JP2007324544A (en) 2006-06-05 2007-12-13 Fuji Xerox Co Ltd Stacked semiconductor package
TWI378551B (en) 2006-07-31 2012-12-01 Sandisk 3D Llc Method and apparatus for reading a multi-level passive element memory cell array
US7542338B2 (en) * 2006-07-31 2009-06-02 Sandisk 3D Llc Method for reading a multi-level passive element memory cell array
KR100874910B1 (en) 2006-10-30 2008-12-19 삼성전자주식회사 Stacked semiconductor package having vertical heat dissipation path and manufacturing method thereof
US7697316B2 (en) 2006-12-07 2010-04-13 Macronix International Co., Ltd. Multi-level cell resistance random access memory with metal oxides
US7515461B2 (en) 2007-01-05 2009-04-07 Macronix International Co., Ltd. Current compliant sensing architecture for multilevel phase change memory
US7609559B2 (en) 2007-01-12 2009-10-27 Micron Technology, Inc. Word line drivers having a low pass filter circuit in non-volatile memory device
ITRM20070107A1 (en) 2007-02-27 2008-08-28 Micron Technology Inc LOCAL AUTOBOOST INHIBITION SYSTEM WITH SCREENED LINE OF WORDS
JP5539610B2 (en) 2007-03-02 2014-07-02 ピーエスフォー ルクスコ エスエイアールエル Phase change memory programming and reading methods
US7960224B2 (en) 2007-04-03 2011-06-14 Macronix International Co., Ltd. Operation method for multi-level switching of metal-oxide based RRAM
KR101469831B1 (en) 2007-04-30 2014-12-09 삼성전자주식회사 Multi-level phase change memory device with improved read performance
KR101219774B1 (en) 2007-07-20 2013-01-18 삼성전자주식회사 Method of forming semiconductor device having transition metal oxide layer and related device
KR20090016199A (en) 2007-08-10 2009-02-13 주식회사 하이닉스반도체 Phase change memory device and operating method the same
KR101374319B1 (en) 2007-08-24 2014-03-17 삼성전자주식회사 Resistance variable memory device and operation method thereof
JP5172269B2 (en) 2007-10-17 2013-03-27 株式会社東芝 Nonvolatile semiconductor memory device
US8098517B2 (en) 2007-10-31 2012-01-17 Ovonyx, Inc. Method of restoring variable resistance memory device
KR20090045653A (en) 2007-11-02 2009-05-08 삼성전자주식회사 Non-volatile memory device containing diode-memory node and cross-point memory array containing the same
EP2070712A1 (en) 2007-12-14 2009-06-17 Renolit AG Method of controlling resolution in inkjet printing
DE102008003637B4 (en) 2008-01-09 2010-05-12 Qimonda Ag Integrated circuit, method of programming a memory cell array of an integrated circuit, and memory module
US7729163B2 (en) 2008-03-26 2010-06-01 Micron Technology, Inc. Phase change memory
US8077505B2 (en) 2008-05-07 2011-12-13 Macronix International Co., Ltd. Bipolar switching of phase change device
CN102057438A (en) 2008-06-11 2011-05-11 Nxp股份有限公司 Phase change memory device and control method
JP5227133B2 (en) 2008-10-06 2013-07-03 株式会社日立製作所 Semiconductor memory device
US8009455B2 (en) * 2009-01-20 2011-08-30 Ovonyx, Inc. Programmable resistance memory
KR101519363B1 (en) 2009-02-16 2015-05-13 삼성전자 주식회사 Multi-level nonvolatile memory device using variable resistive element
JP4956598B2 (en) 2009-02-27 2012-06-20 シャープ株式会社 Nonvolatile semiconductor memory device and manufacturing method thereof
US20100226163A1 (en) 2009-03-04 2010-09-09 Savransky Semyon D Method of resistive memory programming and associated devices and materials
JP2010244607A (en) 2009-04-03 2010-10-28 Elpida Memory Inc Semiconductor memory device
US8829646B2 (en) 2009-04-27 2014-09-09 Macronix International Co., Ltd. Integrated circuit 3D memory array and manufacturing method
US20100284211A1 (en) 2009-05-05 2010-11-11 Michael Hennessey Multilevel Nonvolatile Memory via Dual Polarity Programming
US8248836B2 (en) * 2009-07-13 2012-08-21 Seagate Technology Llc Non-volatile memory cell stack with dual resistive elements
US8098507B2 (en) * 2009-07-13 2012-01-17 Seagate Technology Llc Hierarchical cross-point array of non-volatile memory
JP5558090B2 (en) 2009-12-16 2014-07-23 株式会社東芝 Resistance variable memory cell array
US8847186B2 (en) 2009-12-31 2014-09-30 Micron Technology, Inc. Self-selecting PCM device not requiring a dedicated selector transistor
JP5756760B2 (en) * 2010-01-13 2015-07-29 株式会社日立製作所 Magnetic memory, magnetic memory manufacturing method, and magnetic memory driving method
KR20110088906A (en) 2010-01-29 2011-08-04 삼성전자주식회사 Variable resistance memory, operating method thereof and memory system including the same
JP5291248B2 (en) 2010-03-30 2013-09-18 パナソニック株式会社 Method of forming variable resistance nonvolatile memory element and variable resistance nonvolatile memory device
US8828788B2 (en) 2010-05-11 2014-09-09 Micron Technology, Inc. Forming electrodes for chalcogenide containing devices
KR101623546B1 (en) 2010-05-28 2016-05-23 삼성전자주식회사 Three dimensional semiconductor device and method for manufacturing the same
US20110297912A1 (en) 2010-06-08 2011-12-08 George Samachisa Non-Volatile Memory Having 3d Array of Read/Write Elements with Vertical Bit Lines and Laterally Aligned Active Elements and Methods Thereof
TW201212319A (en) 2010-06-18 2012-03-16 Sandisk 3D Llc Composition of memory cell with resistance-switching layers
US8351241B2 (en) 2010-06-24 2013-01-08 The Regents Of The University Of Michigan Rectification element and method for resistive switching for non volatile memory device
US8803214B2 (en) 2010-06-28 2014-08-12 Micron Technology, Inc. Three dimensional memory and methods of forming the same
JP2012064254A (en) 2010-09-14 2012-03-29 Toshiba Corp Nonvolatile semiconductor storage device
US8462580B2 (en) 2010-11-17 2013-06-11 Sandisk 3D Llc Memory system with reversible resistivity-switching using pulses of alternatrie polarity
US9227456B2 (en) 2010-12-14 2016-01-05 Sandisk 3D Llc Memories with cylindrical read/write stacks
KR20120073086A (en) 2010-12-24 2012-07-04 삼성전자주식회사 Variable resistance element, semiconductor device including the variable resistance element, and method of operation the semiconductor device
US8487293B2 (en) 2010-12-30 2013-07-16 Micron Technology, Inc. Bipolar switching memory cell with built-in “on ”state rectifying current-voltage characteristics
JP5723253B2 (en) 2011-01-31 2015-05-27 ルネサスエレクトロニクス株式会社 Semiconductor device
JP2012174766A (en) * 2011-02-18 2012-09-10 Toshiba Corp Non-volatile resistance variable element
US8891293B2 (en) 2011-06-23 2014-11-18 Macronix International Co., Ltd. High-endurance phase change memory devices and methods for operating the same
WO2012178114A2 (en) 2011-06-24 2012-12-27 Rambus Inc. Resistance memory cell
US8866121B2 (en) 2011-07-29 2014-10-21 Sandisk 3D Llc Current-limiting layer and a current-reducing layer in a memory device
US9030870B2 (en) 2011-08-26 2015-05-12 Micron Technology, Inc. Threshold voltage compensation in a multilevel memory
KR101807247B1 (en) 2011-09-23 2017-12-11 삼성전자주식회사 Method for manufacturing three dimensional semiconductor device
US8958233B2 (en) 2011-10-18 2015-02-17 Micron Technology, Inc. Stabilization of resistive memory
JP2013114737A (en) 2011-11-28 2013-06-10 Internatl Business Mach Corp <Ibm> Method, computer program and apparatus for programming phase-change memory cell, and phase-change memory device (programming of phase-change memory cells)
JP5915121B2 (en) 2011-11-30 2016-05-11 凸版印刷株式会社 Variable resistance nonvolatile memory
US8614911B2 (en) 2011-12-22 2013-12-24 International Business Machines Corporation Energy-efficient row driver for programming phase change memory
US8854872B2 (en) 2011-12-22 2014-10-07 International Business Machines Corporation Drift mitigation for multi-bits phase change memory
KR20130091146A (en) 2012-02-07 2013-08-16 삼성전자주식회사 Non-volatile memory cell and non-volatile memory device
US8658997B2 (en) * 2012-02-14 2014-02-25 Intermolecular, Inc. Bipolar multistate nonvolatile memory
KR101929530B1 (en) 2012-02-21 2019-03-15 삼성전자주식회사 Variable resistance memory device and driving method thereof
US8804399B2 (en) 2012-03-23 2014-08-12 Micron Technology, Inc. Multi-function resistance change memory cells and apparatuses including the same
GB2502569A (en) 2012-05-31 2013-12-04 Ibm Programming of gated phase-change memory cells
US9183929B2 (en) 2012-08-29 2015-11-10 Micron Technology, Inc. Systems, methods and devices for programming a multilevel resistive memory cell
US8841649B2 (en) 2012-08-31 2014-09-23 Micron Technology, Inc. Three dimensional memory array architecture
JP2014049745A (en) 2012-08-31 2014-03-17 Toshiba Corp Semiconductor storage device and manufacturing method of the same
US8729523B2 (en) 2012-08-31 2014-05-20 Micron Technology, Inc. Three dimensional memory array architecture
JP6202576B2 (en) 2012-09-18 2017-09-27 学校法人 中央大学 Nonvolatile memory device and control method thereof
KR101956794B1 (en) 2012-09-20 2019-03-13 에스케이하이닉스 주식회사 Resistance variable memory device and method for fabricating the same
US8913422B2 (en) 2012-09-28 2014-12-16 Intel Corporation Decreased switching current in spin-transfer torque memory
US9437266B2 (en) 2012-11-13 2016-09-06 Macronix International Co., Ltd. Unipolar programmable metallization cell
WO2014103577A1 (en) 2012-12-26 2014-07-03 ソニー株式会社 Storage apparatus and method for manufacturing same
US9001554B2 (en) 2013-01-10 2015-04-07 Intermolecular, Inc. Resistive random access memory cell having three or more resistive states
US8964442B2 (en) 2013-01-14 2015-02-24 Macronix International Co., Ltd. Integrated circuit 3D phase change memory array and manufacturing method
US10546998B2 (en) 2013-02-05 2020-01-28 Micron Technology, Inc. Methods of forming memory and methods of forming vertically-stacked structures
US8861258B2 (en) 2013-02-21 2014-10-14 Sandisk 3D Llc Set/reset algorithm which detects and repairs weak cells in resistive-switching memory device
US9118007B2 (en) 2013-03-14 2015-08-25 Crossbar, Inc. RRAM with dual mode operation
US9047944B2 (en) 2013-04-24 2015-06-02 Micron Technology, Inc. Resistance variable memory sensing
US9230646B2 (en) 2013-04-25 2016-01-05 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device and control method thereof
KR20140128482A (en) 2013-04-25 2014-11-06 에스케이하이닉스 주식회사 Resistance Memory Device and Write Control Circuit, Memory Apparatus and Data Processing System Having the Same, and Operation Method Therefor
JP6251885B2 (en) 2013-04-26 2017-12-27 パナソニックIpマネジメント株式会社 Resistance variable nonvolatile memory device and writing method thereof
US9728584B2 (en) 2013-06-11 2017-08-08 Micron Technology, Inc. Three dimensional memory array with select device
US9105468B2 (en) 2013-09-06 2015-08-11 Sandisk 3D Llc Vertical bit line wide band gap TFT decoder
US9312005B2 (en) 2013-09-10 2016-04-12 Micron Technology, Inc. Accessing memory cells in parallel in a cross-point array
KR102184989B1 (en) 2013-09-11 2020-12-01 삼성전자주식회사 Semiconductor package And Method Of Fabricating The Same
US20150070965A1 (en) * 2013-09-12 2015-03-12 Sandisk 3D Llc FET LOW CURRENT 3D ReRAM NON-VOLATILE STORAGE
KR102189684B1 (en) 2013-12-05 2020-12-11 삼성전자주식회사 Method of operating semiconductor memory devices
US9019754B1 (en) 2013-12-17 2015-04-28 Micron Technology, Inc. State determination in resistance variable memory
JP6613142B2 (en) 2014-01-17 2019-11-27 ソニーセミコンダクタソリューションズ株式会社 Switch element and storage device
KR102159258B1 (en) 2014-04-04 2020-09-23 삼성전자 주식회사 Memory Device and Methods of Operating the Memory Device
US9275730B2 (en) 2014-04-11 2016-03-01 Micron Technology, Inc. Apparatuses and methods of reading memory cells based on response to a test pulse
EP2937888B1 (en) 2014-04-25 2019-02-20 IMS Nanofabrication GmbH Multi-beam tool for cutting patterns
KR102151183B1 (en) * 2014-06-30 2020-09-02 삼성전자주식회사 Resistive Memory Device and Operating Method thereof
KR101646365B1 (en) 2014-10-27 2016-08-08 한양대학교 산학협력단 3D vertical complementary resistive switching memory device based on multi-layer matrix
US9620712B2 (en) 2014-10-31 2017-04-11 Sandisk Technologies Llc Concave word line and convex interlayer dielectric for protecting a read/write layer
US9990990B2 (en) 2014-11-06 2018-06-05 Micron Technology, Inc. Apparatuses and methods for accessing variable resistance memory device
US20160225459A1 (en) 2015-01-30 2016-08-04 Micron Technology, Inc. Apparatuses operable in multiple power modes and methods of operating the same
US9514815B1 (en) 2015-05-13 2016-12-06 Macronix International Co., Ltd. Verify scheme for ReRAM
US9805794B1 (en) 2015-05-19 2017-10-31 Crossbar, Inc. Enhanced erasing of two-terminal memory
US9978810B2 (en) 2015-11-04 2018-05-22 Micron Technology, Inc. Three-dimensional memory apparatuses and methods of use
US10134470B2 (en) 2015-11-04 2018-11-20 Micron Technology, Inc. Apparatuses and methods including memory and operation of same
US10446226B2 (en) 2016-08-08 2019-10-15 Micron Technology, Inc. Apparatuses including multi-level memory cells and methods of operation of same
US9799381B1 (en) 2016-09-28 2017-10-24 Intel Corporation Double-polarity memory read
US10157670B2 (en) 2016-10-28 2018-12-18 Micron Technology, Inc. Apparatuses including memory cells and methods of operation of same

Also Published As

Publication number Publication date
US20180040370A1 (en) 2018-02-08
KR20190025039A (en) 2019-03-08
CN109564767B (en) 2023-03-21
JP2019532453A (en) 2019-11-07
JP7011016B2 (en) 2022-01-26
JP6777368B2 (en) 2020-10-28
TW201805947A (en) 2018-02-16
CN109564767A (en) 2019-04-02
EP3497700A1 (en) 2019-06-19
KR102214347B1 (en) 2021-02-10
US20190295636A1 (en) 2019-09-26
TWI636459B (en) 2018-09-21
US20220366974A1 (en) 2022-11-17
US10446226B2 (en) 2019-10-15
EP3497700A4 (en) 2020-03-18
US11482280B2 (en) 2022-10-25
JP2021022417A (en) 2021-02-18
US11798620B2 (en) 2023-10-24
WO2018031217A1 (en) 2018-02-15

Similar Documents

Publication Publication Date Title
SG11201900341WA (en) Apparatuses including multi-level memory cells and methods of operation of same
SG11201902707WA (en) Apparatuses including memory cells and methods of operation of same
SG11201810132WA (en) Ferroelectric memory cell recovery
SG11201811063QA (en) Array data bit inversion
SG11201811065SA (en) Memory cell imprint avoidance
SG11201811095UA (en) Multi-level storage in ferroelectric memory
SG11201811061UA (en) Writing to cross-point non-volatile memory
SG11201909850PA (en) Programming enhancement in self-selecting memory
SG11201810128WA (en) Charge mirror-based sensing for ferroelectric memory
SG11201807164XA (en) Circuit arrangement, method of forming and operating the same
SG11201903480TA (en) Cell culture device system and methods of use thereof
SG11201901211XA (en) Apparatuses and methods including ferroelectric memory and for accessing ferroelectric memory
SG11201901168UA (en) Apparatuses and methods including ferroelectric memory and for operating ferroelectric memory
SG11201810478QA (en) System and method for off-shore &amp; in-shore aquaculture using floating closed containment farming and amalgamated facility
SG11201901577SA (en) Method and system for fast tracking navigation of blockchains via data manipulation
SG11201806781SA (en) Registry and automated management method for blockchain-enforced smart contracts
SG11201906878SA (en) Multiple gate-induced drain leakage current generator
SG11201808666PA (en) Charge extraction from ferroelectric memory cell
SG11201902654PA (en) Apparatus and methods including establishing a negative body potential in a memory cell
SG11201906372PA (en) Computer-implemented system and method for generating and extracting user related data stored on a blockchain
SG11201804771WA (en) Systems and methods for providing financial data to financial instruments in a distributed ledger system
SG11201804190YA (en) Method and system for blockchain variant using digital signatures
SG11201805648PA (en) Crypto multiple security asset creation and redemption platform
SG11201805186VA (en) Compositions and methods for immune cell modulation in adoptive immunotherapies
SG11201901834WA (en) Micrornas as biomarkers for endometriosis