SG11201806851RA - Semiconductor on insulator structure comprising a low temperature flowable oxide layer and method of manufacture thereof - Google Patents

Semiconductor on insulator structure comprising a low temperature flowable oxide layer and method of manufacture thereof

Info

Publication number
SG11201806851RA
SG11201806851RA SG11201806851RA SG11201806851RA SG11201806851RA SG 11201806851R A SG11201806851R A SG 11201806851RA SG 11201806851R A SG11201806851R A SG 11201806851RA SG 11201806851R A SG11201806851R A SG 11201806851RA SG 11201806851R A SG11201806851R A SG 11201806851RA
Authority
SG
Singapore
Prior art keywords
international
semiconductor
pct
insulator structure
low temperature
Prior art date
Application number
SG11201806851RA
Other languages
English (en)
Inventor
Sasha Joseph Kweskin
Original Assignee
Globalwafers Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Globalwafers Co Ltd filed Critical Globalwafers Co Ltd
Publication of SG11201806851RA publication Critical patent/SG11201806851RA/en

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/40Crystalline structures
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/113Isolations within a component, i.e. internal isolations
    • H10D62/115Dielectric isolations, e.g. air gaps
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P10/00Bonding of wafers, substrates or parts of devices
    • H10P10/12Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
    • H10P10/126Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates characterised by the composition of the bonding layer, e.g. dopant concentration or stoichiometry
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/68Organic materials, e.g. photoresists
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19Preparing inhomogeneous wafers
    • H10P90/1904Preparing vertically inhomogeneous wafers
    • H10P90/1906Preparing SOI wafers
    • H10P90/1914Preparing SOI wafers using bonding
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19Preparing inhomogeneous wafers
    • H10P90/1904Preparing vertically inhomogeneous wafers
    • H10P90/1906Preparing SOI wafers
    • H10P90/1914Preparing SOI wafers using bonding
    • H10P90/1916Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/90Thermal treatments, e.g. annealing or sintering
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10Isolation regions comprising dielectric materials
    • H10W10/181Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers

Landscapes

  • Crystals, And After-Treatments Of Crystals (AREA)
  • Thin Film Transistor (AREA)
  • Pressure Welding/Diffusion-Bonding (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Laminated Bodies (AREA)
  • Formation Of Insulating Films (AREA)
  • Element Separation (AREA)
  • Recrystallisation Techniques (AREA)
  • Financial Or Insurance-Related Operations Such As Payment And Settlement (AREA)
SG11201806851RA 2016-03-07 2017-03-03 Semiconductor on insulator structure comprising a low temperature flowable oxide layer and method of manufacture thereof SG11201806851RA (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201662304376P 2016-03-07 2016-03-07
PCT/US2017/020619 WO2017155805A1 (en) 2016-03-07 2017-03-03 Semiconductor on insulator structure comprising a low temperature flowable oxide layer and method of manufacture thereof

Publications (1)

Publication Number Publication Date
SG11201806851RA true SG11201806851RA (en) 2018-09-27

Family

ID=58387889

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11201806851RA SG11201806851RA (en) 2016-03-07 2017-03-03 Semiconductor on insulator structure comprising a low temperature flowable oxide layer and method of manufacture thereof

Country Status (5)

Country Link
US (1) US10593748B2 (https=)
EP (2) EP3758050A1 (https=)
JP (2) JP7002456B2 (https=)
SG (1) SG11201806851RA (https=)
WO (1) WO2017155805A1 (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11114332B2 (en) * 2016-03-07 2021-09-07 Globalwafers Co., Ltd. Semiconductor on insulator structure comprising a plasma nitride layer and method of manufacture thereof
US20180019169A1 (en) * 2016-07-12 2018-01-18 QMAT, Inc. Backing substrate stabilizing donor substrate for implant or reclamation
CN110085550A (zh) * 2018-01-26 2019-08-02 沈阳硅基科技有限公司 一种半导体产品用绝缘层结构及其制备方法
US12525483B2 (en) 2020-07-28 2026-01-13 Soitec Method for transferring a thin layer onto a support substrate provided with a charge-trapping layer
JP7600569B2 (ja) * 2020-08-31 2024-12-17 富士電機株式会社 窒化物半導体装置および窒化物半導体装置の製造方法

Family Cites Families (71)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5451388A (en) * 1977-09-29 1979-04-23 Cho Lsi Gijutsu Kenkyu Kumiai Method of producing semiconductor
US4501060A (en) 1983-01-24 1985-02-26 At&T Bell Laboratories Dielectrically isolated semiconductor devices
JPS6081833A (ja) * 1983-10-11 1985-05-09 Nec Corp 半導体装置
US4755865A (en) 1986-01-21 1988-07-05 Motorola Inc. Means for stabilizing polycrystalline semiconductor layers
JPH01189145A (ja) * 1988-01-23 1989-07-28 Sony Corp 半導体基板の製造方法
JPH06105691B2 (ja) 1988-09-29 1994-12-21 株式会社富士電機総合研究所 炭素添加非晶質シリコン薄膜の製造方法
JP2617798B2 (ja) 1989-09-22 1997-06-04 三菱電機株式会社 積層型半導体装置およびその製造方法
JPH03138935A (ja) * 1989-10-24 1991-06-13 Oki Electric Ind Co Ltd 半導体装置の製造方法
JP3237888B2 (ja) * 1992-01-31 2001-12-10 キヤノン株式会社 半導体基体及びその作製方法
KR970052024A (ko) * 1995-12-30 1997-07-29 김주용 에스 오 아이 기판 제조방법
US6043138A (en) 1996-09-16 2000-03-28 Advanced Micro Devices, Inc. Multi-step polysilicon deposition process for boron penetration inhibition
US5783469A (en) 1996-12-10 1998-07-21 Advanced Micro Devices, Inc. Method for making nitrogenated gate structure for improved transistor performance
US6068928A (en) 1998-02-25 2000-05-30 Siemens Aktiengesellschaft Method for producing a polycrystalline silicon structure and polycrystalline silicon layer to be produced by the method
JP4313874B2 (ja) 1999-02-02 2009-08-12 キヤノン株式会社 基板の製造方法
JP2000307089A (ja) * 1999-04-26 2000-11-02 Toyota Central Res & Dev Lab Inc SiC層を有する基板の製造方法
US20020090758A1 (en) 2000-09-19 2002-07-11 Silicon Genesis Corporation Method and resulting device for manufacturing for double gated transistors
JP3437540B2 (ja) 2000-09-19 2003-08-18 キヤノン株式会社 半導体部材及び半導体装置の製造方法
JP4507395B2 (ja) * 2000-11-30 2010-07-21 セイコーエプソン株式会社 電気光学装置用素子基板の製造方法
JP4653374B2 (ja) * 2001-08-23 2011-03-16 セイコーエプソン株式会社 電気光学装置の製造方法
US6562127B1 (en) 2002-01-16 2003-05-13 The United States Of America As Represented By The Secretary Of The Navy Method of making mosaic array of thin semiconductor material of large substrates
US6995430B2 (en) 2002-06-07 2006-02-07 Amberwave Systems Corporation Strained-semiconductor-on-insulator device structures
US7074623B2 (en) 2002-06-07 2006-07-11 Amberwave Systems Corporation Methods of forming strained-semiconductor-on-insulator finFET device structures
US7057234B2 (en) 2002-12-06 2006-06-06 Cornell Research Foundation, Inc. Scalable nano-transistor and memory using back-side trapping
ATE426918T1 (de) 2003-01-07 2009-04-15 Soitec Silicon On Insulator Recycling eines wafers mit einer mehrschichtstruktur nach dem abnehmen einer dunnen schicht
WO2005031842A2 (en) 2003-09-26 2005-04-07 Universite Catholique De Louvain Method of manufacturing a multilayer semiconductor structure with reduced ohmic losses
US6992025B2 (en) 2004-01-12 2006-01-31 Sharp Laboratories Of America, Inc. Strained silicon on insulator from film transfer and relaxation by hydrogen implantation
US7279400B2 (en) 2004-08-05 2007-10-09 Sharp Laboratories Of America, Inc. Method of fabricating single-layer and multi-layer single crystalline silicon and silicon devices on plastic using sacrificial glass
US7312487B2 (en) 2004-08-16 2007-12-25 International Business Machines Corporation Three dimensional integrated circuit
US7476594B2 (en) 2005-03-30 2009-01-13 Cree, Inc. Methods of fabricating silicon nitride regions in silicon carbide and resulting structures
FR2890489B1 (fr) 2005-09-08 2008-03-07 Soitec Silicon On Insulator Procede de fabrication d'une heterostructure de type semi-conducteur sur isolant
FR2902233B1 (fr) 2006-06-09 2008-10-17 Soitec Silicon On Insulator Procede de limitation de diffusion en mode lacunaire dans une heterostructure
KR20080048135A (ko) 2006-11-28 2008-06-02 삼성전자주식회사 스택형 반도체 장치의 제조 방법
JP4445524B2 (ja) 2007-06-26 2010-04-07 株式会社東芝 半導体記憶装置の製造方法
JP2009016692A (ja) 2007-07-06 2009-01-22 Toshiba Corp 半導体記憶装置の製造方法と半導体記憶装置
US7915716B2 (en) 2007-09-27 2011-03-29 Stats Chippac Ltd. Integrated circuit package system with leadframe array
US7879699B2 (en) 2007-09-28 2011-02-01 Infineon Technologies Ag Wafer and a method for manufacturing a wafer
US8128749B2 (en) 2007-10-04 2012-03-06 International Business Machines Corporation Fabrication of SOI with gettering layer
US7868419B1 (en) 2007-10-18 2011-01-11 Rf Micro Devices, Inc. Linearity improvements of semiconductor substrate based radio frequency devices
JP5275608B2 (ja) * 2007-10-19 2013-08-28 株式会社半導体エネルギー研究所 半導体基板の作製方法
US7541297B2 (en) 2007-10-22 2009-06-02 Applied Materials, Inc. Method and system for improving dielectric film quality for void free gap fill
US20090236689A1 (en) 2008-03-24 2009-09-24 Freescale Semiconductor, Inc. Integrated passive device and method with low cost substrate
FR2933234B1 (fr) 2008-06-30 2016-09-23 S O I Tec Silicon On Insulator Tech Substrat bon marche a structure double et procede de fabrication associe
US8058137B1 (en) 2009-04-14 2011-11-15 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
JP2010258083A (ja) 2009-04-22 2010-11-11 Panasonic Corp Soiウェーハ、その製造方法および半導体装置の製造方法
JP5569532B2 (ja) 2009-11-02 2014-08-13 富士電機株式会社 半導体装置および半導体装置の製造方法
JP5644096B2 (ja) 2009-11-30 2014-12-24 ソニー株式会社 接合基板の製造方法及び固体撮像装置の製造方法
US20110174362A1 (en) 2010-01-18 2011-07-21 Applied Materials, Inc. Manufacture of thin film solar cells with high conversion efficiency
US9099526B2 (en) 2010-02-16 2015-08-04 Monolithic 3D Inc. Integrated circuit device and structure
US8859393B2 (en) 2010-06-30 2014-10-14 Sunedison Semiconductor Limited Methods for in-situ passivation of silicon-on-insulator wafers
US8642416B2 (en) 2010-07-30 2014-02-04 Monolithic 3D Inc. Method of forming three dimensional integrated circuit devices using layer transfer technique
JP5117588B2 (ja) 2010-09-07 2013-01-16 株式会社東芝 窒化物半導体結晶層の製造方法
JP5627649B2 (ja) 2010-09-07 2014-11-19 株式会社東芝 窒化物半導体結晶層の製造方法
FR2967812B1 (fr) 2010-11-19 2016-06-10 S O I Tec Silicon On Insulator Tech Dispositif electronique pour applications radiofrequence ou de puissance et procede de fabrication d'un tel dispositif
US9287353B2 (en) 2010-11-30 2016-03-15 Kyocera Corporation Composite substrate and method of manufacturing the same
US8652935B2 (en) 2010-12-16 2014-02-18 Tessera, Inc. Void-free wafer bonding using channels
EP3734645B1 (en) 2010-12-24 2025-09-10 Qualcomm Incorporated Trap rich layer for semiconductor devices
US8481405B2 (en) 2010-12-24 2013-07-09 Io Semiconductor, Inc. Trap rich layer with through-silicon-vias in semiconductor devices
US8536021B2 (en) 2010-12-24 2013-09-17 Io Semiconductor, Inc. Trap rich layer formation techniques for semiconductor devices
US8796116B2 (en) 2011-01-31 2014-08-05 Sunedison Semiconductor Limited Methods for reducing the metal content in the device layer of SOI structures and SOI structures produced by such methods
WO2012125632A1 (en) 2011-03-16 2012-09-20 Memc Electronic Materials, Inc. Silicon on insulator structures having high resistivity regions in the handle wafer and methods for producing such structures
FR2973158B1 (fr) 2011-03-22 2014-02-28 Soitec Silicon On Insulator Procédé de fabrication d'un substrat de type semi-conducteur sur isolant pour applications radiofréquences
US9496255B2 (en) 2011-11-16 2016-11-15 Qualcomm Incorporated Stacked CMOS chipset having an insulating layer and a secondary layer and method of forming same
US8741739B2 (en) 2012-01-03 2014-06-03 International Business Machines Corporation High resistivity silicon-on-insulator substrate and method of forming
US20130193445A1 (en) 2012-01-26 2013-08-01 International Business Machines Corporation Soi structures including a buried boron nitride dielectric
US8921209B2 (en) 2012-09-12 2014-12-30 International Business Machines Corporation Defect free strained silicon on insulator (SSOI) substrates
CN104798176B (zh) * 2012-11-22 2018-01-02 信越化学工业株式会社 复合基板的制造方法和复合基板
US9202711B2 (en) 2013-03-14 2015-12-01 Sunedison Semiconductor Limited (Uen201334164H) Semiconductor-on-insulator wafer manufacturing method for reducing light point defects and surface roughness
US8951896B2 (en) 2013-06-28 2015-02-10 International Business Machines Corporation High linearity SOI wafer for low-distortion circuit applications
US9190263B2 (en) 2013-08-22 2015-11-17 Asm Ip Holding B.V. Method for forming SiOCH film using organoaminosilane annealing
US9768056B2 (en) 2013-10-31 2017-09-19 Sunedison Semiconductor Limited (Uen201334164H) Method of manufacturing high resistivity SOI wafers with charge trapping layers based on terminated Si deposition
US10068795B2 (en) * 2014-02-07 2018-09-04 Globalwafers Co., Ltd. Methods for preparing layered semiconductor structures

Also Published As

Publication number Publication date
EP3427293A1 (en) 2019-01-16
JP2019513294A (ja) 2019-05-23
US20190035881A1 (en) 2019-01-31
JP7002456B2 (ja) 2022-01-20
JP2021061413A (ja) 2021-04-15
EP3758050A1 (en) 2020-12-30
US10593748B2 (en) 2020-03-17
WO2017155805A1 (en) 2017-09-14
EP3427293B1 (en) 2021-05-05
JP7071486B2 (ja) 2022-05-19

Similar Documents

Publication Publication Date Title
SG11201903090SA (en) High resistivity silicon-on-insulator substrate having enhanced charge trapping efficiency
SG11201909949XA (en) Targeted immunotolerance
SG11201807252QA (en) Anti-lag-3 antibodies
SG11201908075UA (en) A microneedle device
SG11201809857TA (en) Anti-CTLA-4 Antibodies
SG11201808990QA (en) Compositions for topical application of compounds
SG11201805709RA (en) Anti-pro/latent myostatin antibodies and methods of use thereof
SG11201805137XA (en) Virus encoding an anti-tcr-complex antibody or fragment
SG11201901020RA (en) Anti-siglec-7 antibodies for the treatment of cancer
SG11201901959YA (en) Modified stem cell memory t cells, methods of making and methods of using same
SG11201810919UA (en) Engineered substrate structure for power and rf applications
SG11201900269XA (en) Channel sensing for independent links
SG11201810486VA (en) High resistivity single crystal silicon ingot and wafer having improved mechanical strength
SG11201810525XA (en) Anti-gitr antibodies and uses thereof
SG11201901373YA (en) Electronic power devices integrated with an engineered substrate
SG11201806851RA (en) Semiconductor on insulator structure comprising a low temperature flowable oxide layer and method of manufacture thereof
SG11201806553WA (en) Device and arrangement for controlling an electromagnetic wave, methods of forming and operating the same
SG11201804271QA (en) Manufacturing method of smoothing a semiconductor surface
SG11201900200XA (en) Tgfb antibodies, methods, and uses
SG11201806496SA (en) Antigen binding proteins that bind pd-l1
SG11201805950UA (en) Self-assembled nanostructures and separation membranes comprising aquaporin water channels and methods of making and using them
SG11201900554YA (en) Spiro-lactam nmda modulators and methods of using same
SG11201809413RA (en) Detection of chromosome interaction relevant to breast cancer
SG11201807940XA (en) Production of antigen-specific t-cells
SG11201807336RA (en) Protein a binding polypeptides, anti-epha2 antibodies and methods of use thereof