SE9700773D0 - Semiconductor and method relating to semiconductors - Google Patents

Semiconductor and method relating to semiconductors

Info

Publication number
SE9700773D0
SE9700773D0 SE9700773A SE9700773A SE9700773D0 SE 9700773 D0 SE9700773 D0 SE 9700773D0 SE 9700773 A SE9700773 A SE 9700773A SE 9700773 A SE9700773 A SE 9700773A SE 9700773 D0 SE9700773 D0 SE 9700773D0
Authority
SE
Sweden
Prior art keywords
area
semiconductor
semiconductors
areas
doped
Prior art date
Application number
SE9700773A
Other languages
English (en)
Other versions
SE9700773L (sv
SE519628C2 (sv
Inventor
Haakan Sjoedin
Anders Soederbaerg
Nils Oegren
Ivar Hamberg
Dimitri Olofsson
Karin Anderson
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE9700773A priority Critical patent/SE519628C2/sv
Publication of SE9700773D0 publication Critical patent/SE9700773D0/sv
Priority to TW086103707A priority patent/TW364161B/zh
Priority to US09/033,714 priority patent/US6140194A/en
Priority to JP53844898A priority patent/JP2001513945A/ja
Priority to EP98908408A priority patent/EP0966757A1/en
Priority to CN98802982A priority patent/CN1249848A/zh
Priority to AU66443/98A priority patent/AU6644398A/en
Priority to CA002283396A priority patent/CA2283396A1/en
Priority to PCT/SE1998/000388 priority patent/WO1998039797A1/en
Priority to KR1019997007774A priority patent/KR20000075706A/ko
Publication of SE9700773L publication Critical patent/SE9700773L/sv
Priority to US09/236,619 priority patent/US6153919A/en
Publication of SE519628C2 publication Critical patent/SE519628C2/sv

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66234—Bipolar junction transistors [BJT]
    • H01L29/66272—Silicon vertical transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0338—Process specially adapted to improve the resolution of the mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8222—Bipolar technology

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Bipolar Transistors (AREA)
SE9700773A 1997-03-04 1997-03-04 Tillverkningsförfarande för halvledarkomponent med deponering av selektivt utformat material,vilket är ogenomträngligt för dopjoner SE519628C2 (sv)

Priority Applications (11)

Application Number Priority Date Filing Date Title
SE9700773A SE519628C2 (sv) 1997-03-04 1997-03-04 Tillverkningsförfarande för halvledarkomponent med deponering av selektivt utformat material,vilket är ogenomträngligt för dopjoner
TW086103707A TW364161B (en) 1997-03-04 1997-03-24 Semiconductor and method relating to semiconductors
US09/033,714 US6140194A (en) 1997-03-04 1998-03-03 Method relating to the manufacture of a semiconductor component
KR1019997007774A KR20000075706A (ko) 1997-03-04 1998-03-04 반도체 및 반도체-관련 방법
EP98908408A EP0966757A1 (en) 1997-03-04 1998-03-04 Semiconductor and method relating to semiconductors
JP53844898A JP2001513945A (ja) 1997-03-04 1998-03-04 半導体及び半導体に関する方法
CN98802982A CN1249848A (zh) 1997-03-04 1998-03-04 半导体及其有关方法
AU66443/98A AU6644398A (en) 1997-03-04 1998-03-04 Semiconductor and method relating to semiconductors
CA002283396A CA2283396A1 (en) 1997-03-04 1998-03-04 Semiconductor and method relating to semiconductors
PCT/SE1998/000388 WO1998039797A1 (en) 1997-03-04 1998-03-04 Semiconductor and method relating to semiconductors
US09/236,619 US6153919A (en) 1997-03-04 1999-01-26 Bipolar transistor with polysilicon dummy emitter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9700773A SE519628C2 (sv) 1997-03-04 1997-03-04 Tillverkningsförfarande för halvledarkomponent med deponering av selektivt utformat material,vilket är ogenomträngligt för dopjoner

Publications (3)

Publication Number Publication Date
SE9700773D0 true SE9700773D0 (sv) 1997-03-04
SE9700773L SE9700773L (sv) 1998-09-05
SE519628C2 SE519628C2 (sv) 2003-03-18

Family

ID=20406016

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9700773A SE519628C2 (sv) 1997-03-04 1997-03-04 Tillverkningsförfarande för halvledarkomponent med deponering av selektivt utformat material,vilket är ogenomträngligt för dopjoner

Country Status (10)

Country Link
US (2) US6140194A (sv)
EP (1) EP0966757A1 (sv)
JP (1) JP2001513945A (sv)
KR (1) KR20000075706A (sv)
CN (1) CN1249848A (sv)
AU (1) AU6644398A (sv)
CA (1) CA2283396A1 (sv)
SE (1) SE519628C2 (sv)
TW (1) TW364161B (sv)
WO (1) WO1998039797A1 (sv)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001127071A (ja) * 1999-08-19 2001-05-11 Hitachi Ltd 半導体装置及びその製造方法
US7432179B2 (en) * 2004-12-15 2008-10-07 Taiwan Semiconductor Manufacturing Company, Ltd. Controlling gate formation by removing dummy gate structures
US7701034B2 (en) * 2005-01-21 2010-04-20 Taiwan Semiconductor Manufacturing Company, Ltd. Dummy patterns in integrated circuit fabrication
US7939384B2 (en) * 2008-12-19 2011-05-10 Taiwan Semiconductor Manufacturing Company, Ltd. Eliminating poly uni-direction line-end shortening using second cut
TWI554710B (zh) * 2015-02-24 2016-10-21 蔡晉暉 手電筒改良結構
TWI655772B (zh) * 2017-05-05 2019-04-01 旺宏電子股份有限公司 半導體元件
US10256307B2 (en) 2017-05-08 2019-04-09 Macronix International Co., Ltd. Semiconductor device

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4110126A (en) * 1977-08-31 1978-08-29 International Business Machines Corporation NPN/PNP Fabrication process with improved alignment
WO1981002493A1 (en) * 1980-02-22 1981-09-03 Mostek Corp Self-aligned buried contact and method of making
JPS5737870A (en) * 1980-08-20 1982-03-02 Toshiba Corp Semiconductor device
EP0122004A3 (en) * 1983-03-08 1986-12-17 Trw Inc. Improved bipolar transistor construction
US4573256A (en) * 1983-08-26 1986-03-04 International Business Machines Corporation Method for making a high performance transistor integrated circuit
GB2172744B (en) * 1985-03-23 1989-07-19 Stc Plc Semiconductor devices
US4962053A (en) * 1987-01-30 1990-10-09 Texas Instruments Incorporated Bipolar transistor fabrication utilizing CMOS techniques
US4866001A (en) * 1988-07-01 1989-09-12 Bipolar Integrated Technology, Inc. Very large scale bipolar integrated circuit process
EP0414013A3 (en) * 1989-08-23 1991-10-16 Texas Instruments Incorporated Method for forming bipolar transistor in conjunction with complementary metal oxide semiconductor transistors
US5212397A (en) * 1990-08-13 1993-05-18 Motorola, Inc. BiCMOS device having an SOI substrate and process for making the same
US5406113A (en) * 1991-01-09 1995-04-11 Fujitsu Limited Bipolar transistor having a buried collector layer
WO1993006622A1 (en) * 1991-09-27 1993-04-01 Harris Corporation Complementary bipolar transistors having high early voltage, high frequency performance and high breakdown voltage characteristics and method of making same
US5389561A (en) * 1991-12-13 1995-02-14 Sony Corporation Method for making SOI type bipolar transistor
US5326710A (en) * 1992-09-10 1994-07-05 National Semiconductor Corporation Process for fabricating lateral PNP transistor structure and BICMOS IC
US5416031A (en) * 1992-09-30 1995-05-16 Sony Corporation Method of producing Bi-CMOS transistors
DE4308958A1 (de) * 1993-03-21 1994-09-22 Prema Paezisionselektronik Gmb Verfahren zur Herstellung von Bipolartransistoren
US5451532A (en) * 1994-03-15 1995-09-19 National Semiconductor Corp. Process for making self-aligned polysilicon base contact in a bipolar junction transistor
US5516708A (en) * 1994-11-17 1996-05-14 Northern Telecom Limited Method of making single polysilicon self-aligned bipolar transistor having reduced emitter-base junction
US5489541A (en) * 1995-04-14 1996-02-06 United Microelectronics Corporation Process of fabricating a bipolar junction transistor
US5708287A (en) * 1995-11-29 1998-01-13 Kabushiki Kaisha Toshiba Power semiconductor device having an active layer

Also Published As

Publication number Publication date
TW364161B (en) 1999-07-11
SE9700773L (sv) 1998-09-05
US6140194A (en) 2000-10-31
AU6644398A (en) 1998-09-22
CA2283396A1 (en) 1998-09-11
EP0966757A1 (en) 1999-12-29
WO1998039797A1 (en) 1998-09-11
JP2001513945A (ja) 2001-09-04
CN1249848A (zh) 2000-04-05
KR20000075706A (ko) 2000-12-26
US6153919A (en) 2000-11-28
SE519628C2 (sv) 2003-03-18

Similar Documents

Publication Publication Date Title
ATE174123T1 (de) Mikromechanische vorrichtung und verfahren zu deren herstellung
WO2000007218A3 (en) Method for manufacturing a semiconductor device having a metal layer floating over a substrate
IE822900L (en) Providing a groove in a substrate
ID21598A (id) Substrat semikonduktor dan piranti semikonduktor dengan film tipis, metoda pembuatannya, dan peralatan oksidasi anoda
EP0899784A3 (en) Semiconductor device and method of fabricating thereof
EP0955566A3 (en) Semiconductor device and alignment method
EP0715344A3 (en) Process for forming gate oxides possessing different thicknesses on a semiconductor substrate
NL1012430A1 (nl) Werkwijze voor het vervaardigen van halfgeleidereenheden, een etssamenstelling voor het vervaardigen van halfgeleidereenheden, en daarmee verkregen halfgeleidereenheden.
DE60223910D1 (de) Herstellungsverfahren für soi-halbleiterbauelemente
EP0236123A3 (en) A semiconductor device and method for preparing the same
TW373256B (en) A semiconductor device having discontinuous insulating regions and the manufacturing method thereof
EP0762498A3 (en) Fuse window with controlled fuse oxide thickness
WO2003034484A3 (en) A method for forming a layered semiconductor structure and corresponding structure
WO1996036067A8 (en) Self-alignment technique for junction isolation and wells
SE9700773D0 (sv) Semiconductor and method relating to semiconductors
EP0856923A3 (en) Method of manufacturing semiconductor device
EP0930646A3 (en) Lead-on-chip type semicoductor device having thin plate and method for manufacturing the same
TW357462B (en) A thin film transistor having a vertical structure and a method of manufacturing the same the invention relates to a thin film transistor having a vertical structure and a method of manufacturing the same
WO2003030221A3 (de) Verfahren zur herstellung eines halbleiterbauelements auf der basis eines nitrid-verbindungshalbleiters
WO2002097868A3 (en) Integrated circuit having an energy-absorbing structure
ATE335286T1 (de) Verfahren und herstellung eines sensors
DE69627800D1 (de) Herstellungsverfahren für halbleiteranordnung
TW278250B (en) Fabrication method of gate oxide thickness varying with different voltage and polysilicon capacitor
KR970004478B1 (en) Manufacturing method of semiconductor device
KR960008978A (ko) 반도체 소자의 정렬 마크 보호방법

Legal Events

Date Code Title Description
NUG Patent has lapsed