SE9600726D0 - Digital faslåst slinga - Google Patents

Digital faslåst slinga

Info

Publication number
SE9600726D0
SE9600726D0 SE9600726A SE9600726A SE9600726D0 SE 9600726 D0 SE9600726 D0 SE 9600726D0 SE 9600726 A SE9600726 A SE 9600726A SE 9600726 A SE9600726 A SE 9600726A SE 9600726 D0 SE9600726 D0 SE 9600726D0
Authority
SE
Sweden
Prior art keywords
output
locked loop
phase locked
digital phase
digital oscillator
Prior art date
Application number
SE9600726A
Other languages
English (en)
Other versions
SE518155C2 (sv
SE9600726L (sv
Inventor
Maverick Martin Killian
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of SE9600726D0 publication Critical patent/SE9600726D0/sv
Publication of SE9600726L publication Critical patent/SE9600726L/sv
Publication of SE518155C2 publication Critical patent/SE518155C2/sv

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0992Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
SE9600726A 1994-06-30 1996-02-27 Digital faslåst slinga SE518155C2 (sv)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/269,245 US5502751A (en) 1994-06-30 1994-06-30 Digital phase locked loop
PCT/US1995/006047 WO1996001005A1 (en) 1994-06-30 1995-05-15 Digital phase locked loop

Publications (3)

Publication Number Publication Date
SE9600726D0 true SE9600726D0 (sv) 1996-02-27
SE9600726L SE9600726L (sv) 1996-04-30
SE518155C2 SE518155C2 (sv) 2002-09-03

Family

ID=23026436

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9600726A SE518155C2 (sv) 1994-06-30 1996-02-27 Digital faslåst slinga

Country Status (7)

Country Link
US (1) US5502751A (sv)
JP (1) JP3151829B2 (sv)
KR (1) KR100222360B1 (sv)
CN (1) CN1059523C (sv)
GB (1) GB2296397B (sv)
SE (1) SE518155C2 (sv)
WO (1) WO1996001005A1 (sv)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6076096A (en) * 1998-01-13 2000-06-13 Motorola Inc. Binary rate multiplier
US6415008B1 (en) 1998-12-15 2002-07-02 BéCHADE ROLAND ALBERT Digital signal multiplier
KR100432422B1 (ko) * 1998-12-18 2004-09-10 서창전기통신 주식회사 단일위상동기루프구조를갖는무선주파수송수신모듈제어방법
US6609781B2 (en) 2000-12-13 2003-08-26 Lexmark International, Inc. Printer system with encoder filtering arrangement and method for high frequency error reduction
US7697027B2 (en) 2001-07-31 2010-04-13 Donnelly Corporation Vehicular video system
CN102360191B (zh) * 2011-08-30 2013-07-03 北京交通大学 滚轮式双轴光电编码器数据处理仪
KR102566909B1 (ko) * 2021-12-08 2023-08-16 주식회사 셀코스 자외선 경화 장치

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0176993B1 (en) * 1984-09-28 1990-03-14 Kabushiki Kaisha Toshiba Reference signal reproduction apparatus
US4964117A (en) * 1988-10-04 1990-10-16 Vtc Incorporated Timing synchronizing circuit for baseband data signals
JPH02124637A (ja) * 1988-11-02 1990-05-11 Nec Corp 同期検出回路
US5278874A (en) * 1992-09-02 1994-01-11 Motorola, Inc. Phase lock loop frequency correction circuit

Also Published As

Publication number Publication date
KR100222360B1 (ko) 1999-10-01
GB9603602D0 (en) 1996-04-17
KR960705397A (ko) 1996-10-09
CN1130000A (zh) 1996-08-28
GB2296397B (en) 1999-01-06
SE518155C2 (sv) 2002-09-03
JP3151829B2 (ja) 2001-04-03
SE9600726L (sv) 1996-04-30
WO1996001005A1 (en) 1996-01-11
JPH09502594A (ja) 1997-03-11
US5502751A (en) 1996-03-26
CN1059523C (zh) 2000-12-13
GB2296397A (en) 1996-06-26

Similar Documents

Publication Publication Date Title
KR920022684A (ko) 고주파 위상 동기 루프용 주파수 제어 발진기
MX167689B (es) Sintesis fraccional de n/m
KR920704411A (ko) 전압 제어형 발진 회로 및 위상 동기 회로
ES2120877A1 (es) Circuito y metodo de sincronizacion de fase para un bucle de enganche de fase.
SE9502329D0 (sv) N-fraktionell frekvenssyntes med residualfelsrättning och förfarande därav
GB1497301A (en) Phase comparison systems employing phaselock loop apparatus
CA2105106A1 (en) Phase-Offset Cancellation Technique for Reducing Low Frequency Jitter
KR910007267A (ko) 시간축 발생기 회로와 동일 주파수의 2기준 신호 발생 방법
SE9600726L (sv) Digital faslåst slinga
JPS5797751A (en) Circuit for adding artificial synchronizing signal
ES464023A1 (es) Perfeccionamientos en circuitos digitales con red de fase sincronizada.
WO2007067631A3 (en) Skew correction system eliminating phase ambiguity by using reference multiplication
KR920020856A (ko) 동기 클록 발생 회로
SE9301327D0 (sv) Sammansatt klocksignal
CA2192881A1 (en) PLL Circuit and Noise Reduction Means for PLL Circuit
GB2000651A (en) Master clock arrangement
ES379773A3 (es) Sistema de sincronizacion.
JPS5431260A (en) Digital control phase synchronizing device
FI953991A0 (sv) Förfarande för synkronisering av utgångsfrekvenser av en taktgenerator
KR950035095A (ko) 디지탈 신호의 위상동기 장치
KR970008804B1 (en) Free set binary counter
ES8503180A1 (es) Un corrector de impulsos
KR960002325A (ko) 위상동기 일치회로
KR960009398A (ko) 동기식 클럭 발생회로
TW289883B (en) Digital phase locked loop

Legal Events

Date Code Title Description
NUG Patent has lapsed