ES2120877A1 - Circuito y metodo de sincronizacion de fase para un bucle de enganche de fase. - Google Patents

Circuito y metodo de sincronizacion de fase para un bucle de enganche de fase.

Info

Publication number
ES2120877A1
ES2120877A1 ES09550025A ES9550025A ES2120877A1 ES 2120877 A1 ES2120877 A1 ES 2120877A1 ES 09550025 A ES09550025 A ES 09550025A ES 9550025 A ES9550025 A ES 9550025A ES 2120877 A1 ES2120877 A1 ES 2120877A1
Authority
ES
Spain
Prior art keywords
frequency signal
phase
reference frequency
synchronization circuit
phase lock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES09550025A
Other languages
English (en)
Other versions
ES2120877B1 (es
Inventor
Jeannie Han Kosiec
Steven Frederick Gillig
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of ES2120877A1 publication Critical patent/ES2120877A1/es
Application granted granted Critical
Publication of ES2120877B1 publication Critical patent/ES2120877B1/es
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L3/00—Starting of generators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/101—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

CIRCUITO (301) Y METODO DE SINCRONIZACION DE FASE PARA UN BUCLE DE ENGANCHE DE FASE (300), PERFECCIONADO. CADA SEÑAL DE FRECUENCIA DE REFERENCIA DIVIDIDA (206) Y UNA SEÑAL DE REALIMENTACION (209) SE MANTIENEN EN UN ESTADO PREDETERMINADO. LA SEÑAL DE FRECUENCIA DE REFERENCIA DIVIDIDA (206) SE ACTIVA EN RESPUESTA A LA FASE DE UNA SEÑAL DE FRECUENCIA DE REFERENCIA (115). SE DETERMINA UNA RELACION DE FASE ENTRE LA SEÑAL DE FRECUENCIA DE REFERENCIA (115) Y UNA SEÑAL DE FRECUENCIA DE SALIDA (116) O (117). LA SEÑAL DE REALIMENTACION (209) SE ACTIVA EN RESPUESTA A LA ACTIVACION DE LA SEÑAL DE FRECUENCIA DE REFERENCIA DIVIDIDA (206) Y A LA RELACION DE FASE DETERMINADA. LA PRESENTE INVENCION PROPORCIONA CONVENIENTEMENTE UNA SINCRONIZACION DE FASE RAPIDA Y EXACTA PARA EL PLL (300) CON UN MINIMO DE HARDWARE ADICIONAL Y SIN INTRODUCIR ERROR DE FASE EN EL PLL (300).
ES09550025A 1993-11-09 1994-10-14 Circuito y metodo de sincronizacion de fase para un bucle de enganche de fase. Expired - Fee Related ES2120877B1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/149,259 US5497126A (en) 1993-11-09 1993-11-09 Phase synchronization circuit and method therefor for a phase locked loop

Publications (2)

Publication Number Publication Date
ES2120877A1 true ES2120877A1 (es) 1998-11-01
ES2120877B1 ES2120877B1 (es) 1999-06-01

Family

ID=22529462

Family Applications (1)

Application Number Title Priority Date Filing Date
ES09550025A Expired - Fee Related ES2120877B1 (es) 1993-11-09 1994-10-14 Circuito y metodo de sincronizacion de fase para un bucle de enganche de fase.

Country Status (16)

Country Link
US (1) US5497126A (es)
JP (1) JP3253630B2 (es)
KR (1) KR0165007B1 (es)
CN (1) CN1047897C (es)
AU (1) AU672343B2 (es)
BR (1) BR9406067A (es)
CA (1) CA2152180C (es)
DE (2) DE4498749T1 (es)
ES (1) ES2120877B1 (es)
FR (1) FR2712441B1 (es)
GB (1) GB2289175B (es)
RU (1) RU2127485C1 (es)
SE (1) SE9502483L (es)
TR (1) TR28390A (es)
WO (1) WO1995013659A1 (es)
ZA (1) ZA948525B (es)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07245603A (ja) * 1994-01-11 1995-09-19 Fujitsu Ltd ジッタ抑圧制御方法およびその回路
JPH0879074A (ja) * 1994-09-05 1996-03-22 Mitsubishi Electric Corp フェーズ・ロックド・ループ回路
JPH08186490A (ja) * 1994-11-04 1996-07-16 Fujitsu Ltd 位相同期回路及びデータ再生装置
DE4443790C1 (de) * 1994-12-08 1996-04-18 Sgs Thomson Microelectronics Verfahren und Vorrichtung zur Phasensynchronisation mit einem RDS-Signal
DE4444602C1 (de) * 1994-12-14 1996-09-19 Sgs Thomson Microelectronics Verfahren zur Bewertung eines RDS-Signals
DE4444601C1 (de) * 1994-12-14 1996-07-11 Sgs Thomson Microelectronics Verfahren und Vorrichtung zur empfängerseitigen RDS-Phasensynchronisation
US5642388A (en) * 1995-02-03 1997-06-24 Vlsi Technology, Inc. Frequency adjustable PLL clock generation for a PLL based microprocessor based on temperature and/or operating voltage and method therefor
JP3070442B2 (ja) * 1995-05-24 2000-07-31 日本電気株式会社 ディジタル変復調回路
JP2859179B2 (ja) * 1995-09-26 1999-02-17 宮城日本電気株式会社 装置内システムクロック供給方式
KR100188228B1 (ko) * 1996-11-21 1999-06-01 서평원 이중화된 타이밍 동기시스템의 타이밍 공급회로
US6249155B1 (en) 1997-01-21 2001-06-19 The Connor Winfield Corporation Frequency correction circuit for a periodic source such as a crystal oscillator
US5952890A (en) 1997-02-05 1999-09-14 Fox Enterprises, Inc. Crystal oscillator programmable with frequency-defining parameters
US5960405A (en) * 1997-02-05 1999-09-28 Fox Enterprises, Inc. Worldwide marketing logistics network including strategically located centers for frequency programming crystal oscillators to customer specification
JPH10308667A (ja) * 1997-05-02 1998-11-17 Nec Corp Ｐｌｌ周波数シンセサイザ
IL120996A (en) 1997-06-04 2000-08-31 Dspc Tech Ltd Voice-channel frequency synchronization
US6094569A (en) * 1997-08-12 2000-07-25 U.S. Philips Corporation Multichannel radio device, a radio communication system, and a fractional division frequency synthesizer
GB2339981B (en) * 1998-07-17 2002-03-06 Motorola Ltd Phase corrected frequency synthesisers
US6167101A (en) * 1998-07-28 2000-12-26 Industrial Technology Research Institute Apparatus and method for correcting a phase of a synchronizing signal
US6188255B1 (en) 1998-09-28 2001-02-13 Cypress Semiconductor Corp. Configurable clock generator
KR100346211B1 (ko) * 2000-10-19 2002-08-01 삼성전자 주식회사 이동통신단말기에서 송수신용 국부발진신호 발생장치 및방법
EP1474872B1 (en) * 2002-02-01 2005-11-23 Koninklijke Philips Electronics N.V. Phase-locked-loop with reduced clock jitter
US6614403B1 (en) * 2002-04-01 2003-09-02 Bae Systems Information And Electronic Systems Integration, Inc. Radiation synthesizer receive and transmit systems
US6836167B2 (en) * 2002-07-17 2004-12-28 Intel Corporation Techniques to control signal phase
US6714085B1 (en) 2002-10-24 2004-03-30 General Dynamics Decision Systems, Inc Prepositioned frequency synthesizer and method therefor
CN1309205C (zh) * 2003-05-12 2007-04-04 瑞昱半导体股份有限公司 用于数字锁相环系统的相位频率检测器
US8073042B1 (en) 2005-04-13 2011-12-06 Cypress Semiconductor Corporation Recursive range controller
EP1900138B1 (en) * 2005-06-29 2009-11-18 Nxp B.V. Synchronization scheme with adaptive reference frequency correction
DE102005056033A1 (de) * 2005-11-24 2007-06-06 Atmel Germany Gmbh Phasenregelkreis
JP4834432B2 (ja) * 2006-03-14 2011-12-14 オンセミコンダクター・トレーディング・リミテッド 光ディスク装置のｐｌｌ制御回路、光ディスク装置を制御するためのプログラム
EP2190120A4 (en) * 2007-09-12 2014-06-11 Nec Corp JITTER SUPPRESSION SWITCHING AND JITTER SUPPRESSION METHOD
US8041310B2 (en) * 2007-10-01 2011-10-18 Telefonaktiebolaget Lm Ericsson (Publ) Apparatus and methods for frequency control in a multi-output frequency synthesizer
US20120033772A1 (en) * 2010-08-08 2012-02-09 Freescale Semiconductor, Inc Synchroniser circuit and method
US8134393B1 (en) 2010-09-29 2012-03-13 Motorola Solutions, Inc. Method and apparatus for correcting phase offset errors in a communication device
RU2496232C1 (ru) * 2012-03-20 2013-10-20 Федеральное бюджетное учреждение "27 Центральный научно-исследовательский институт Министерства обороны Российской Федерации" Приемопередатчик для радиорелейной линии
CN103051333B (zh) * 2013-01-15 2015-07-01 苏州磐启微电子有限公司 一种快速锁定的锁相环
CN103346790B (zh) * 2013-07-19 2016-01-13 苏州磐启微电子有限公司 一种快速锁定的频率综合器
JP6264852B2 (ja) * 2013-11-14 2018-01-24 株式会社ソシオネクスト タイミング調整回路および半導体集積回路装置
US9294103B2 (en) 2014-02-14 2016-03-22 Apple Inc. Pre-program of clock generation circuit for faster lock coming out of reset
NL2013870B1 (nl) 2014-11-25 2016-10-11 Wilhelmus Blonk Johannes Ventilatie-inrichting.
RU2602991C1 (ru) * 2015-10-14 2016-11-20 Федеральное государственное бюджетное образовательное учреждение высшего профессионального образования "Московский государственный технический университет имени Н.Э. Баумана" (МГТУ им. Н.Э. Баумана) Быстродействующий синтезатор частот
CN106160740B (zh) * 2016-07-27 2019-03-12 福州大学 间歇式锁相环频率综合器
US10778164B2 (en) * 2018-10-05 2020-09-15 Winbond Electronics Corp. Input receiver circuit and adaptive feedback method
WO2020165134A1 (de) * 2019-02-13 2020-08-20 Lambda:4 Entwicklungen Gmbh Laufzeitmessung basierend auf frequenzumschaltung
RU2713726C1 (ru) * 2019-06-17 2020-02-07 федеральное государственное бюджетное образовательное учреждение высшего образования "Донской государственный технический университет" (ДГТУ) Многорежимное устройство синхронизации с адаптацией
CN110601694B (zh) * 2019-08-27 2021-10-08 西安电子科技大学 一种锁相环

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4812783A (en) * 1986-08-26 1989-03-14 Matsushita Electric Industrial Co., Ltd. Phase locked loop circuit with quickly recoverable stability
US4817199A (en) * 1987-07-17 1989-03-28 Rockwell International Corporation Phase locked loop having reduced response time
US4841255A (en) * 1987-06-24 1989-06-20 Matsushita Electric Industrial Co., Ltd. Frequency synthesizer
US5122678A (en) * 1988-10-18 1992-06-16 Ricoh Company, Ltd. Image clock signal generating system with initial phase matching means in phase-locked loop
US5202906A (en) * 1986-12-23 1993-04-13 Nippon Telegraph And Telephone Company Frequency divider which has a variable length first cycle by changing a division ratio after the first cycle and a frequency synthesizer using same

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4843469A (en) * 1987-04-13 1989-06-27 The Grass Valley Group, Inc. Rapid signal acquisition and phase averaged horizontal timing from composite sync
US5008629A (en) * 1988-06-20 1991-04-16 Matsushita Electric Industrial Co., Ltd. Frequency synthesizer
JPH04154318A (ja) * 1990-10-18 1992-05-27 Fujitsu Ltd Ｐｌｌ周波数シンセサイザ
US5128632A (en) * 1991-05-16 1992-07-07 Motorola, Inc. Adaptive lock time controller for a frequency synthesizer and method therefor
JPH0548450A (ja) * 1991-08-08 1993-02-26 Fujitsu Ltd Ｐｌｌシンセサイザ回路
GB2264597B (en) * 1992-02-29 1995-05-10 Nec Corp Frequency synthesizer and method of operation
US5339278A (en) * 1993-04-12 1994-08-16 Motorola, Inc. Method and apparatus for standby recovery in a phase locked loop

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4812783A (en) * 1986-08-26 1989-03-14 Matsushita Electric Industrial Co., Ltd. Phase locked loop circuit with quickly recoverable stability
US5202906A (en) * 1986-12-23 1993-04-13 Nippon Telegraph And Telephone Company Frequency divider which has a variable length first cycle by changing a division ratio after the first cycle and a frequency synthesizer using same
US4841255A (en) * 1987-06-24 1989-06-20 Matsushita Electric Industrial Co., Ltd. Frequency synthesizer
US4817199A (en) * 1987-07-17 1989-03-28 Rockwell International Corporation Phase locked loop having reduced response time
US5122678A (en) * 1988-10-18 1992-06-16 Ricoh Company, Ltd. Image clock signal generating system with initial phase matching means in phase-locked loop

Also Published As

Publication number Publication date
US5497126A (en) 1996-03-05
FR2712441B1 (fr) 1996-05-24
GB9513651D0 (en) 1995-09-06
CA2152180C (en) 1999-08-10
RU2127485C1 (ru) 1999-03-10
CN1116466A (zh) 1996-02-07
TR28390A (tr) 1996-05-23
SE9502483D0 (sv) 1995-07-07
KR0165007B1 (ko) 1999-03-20
GB2289175A (en) 1995-11-08
ES2120877B1 (es) 1999-06-01
CA2152180A1 (en) 1995-05-18
CN1047897C (zh) 1999-12-29
AU8078094A (en) 1995-05-29
DE4498749T1 (de) 1996-01-11
WO1995013659A1 (en) 1995-05-18
SE9502483L (sv) 1995-09-11
JPH08505756A (ja) 1996-06-18
ZA948525B (en) 1995-06-23
FR2712441A1 (fr) 1995-05-19
GB2289175B (en) 1998-02-25
BR9406067A (pt) 1996-02-06
AU672343B2 (en) 1996-09-26
JP3253630B2 (ja) 2002-02-04
DE4498749C2 (de) 2001-02-01

Similar Documents

Publication Publication Date Title
ES2120877A1 (es) Circuito y metodo de sincronizacion de fase para un bucle de enganche de fase.
EP0218406A3 (en) Sampling clock generation circuit
EP0691746A4 (es)
CA2130871A1 (en) Method and Apparatus for a Phase-Locked Loop Circuit with Holdover Mode
GB1497840A (en) Data decoding circuit
CA2105106A1 (en) Phase-Offset Cancellation Technique for Reducing Low Frequency Jitter
KR920022684A (ko) 고주파 위상 동기 루프용 주파수 제어 발진기
EP0335509A3 (en) Broad band vco control system for clock recovery
CA2010265A1 (en) Phase-locked loop apparatus
EP0220932A3 (en) A multiphase frequency selective phase locked loop with multiphase sinusoidal and digital outputs
DE69405634D1 (de) Vorrichtung und Verfahren zur Takterzeugung für eine Anzeigevorrichtung
EP0438309A3 (en) Interpolating phase-locked loop frequency synthesizer
EP0102662A3 (en) Non-pll concurrent carrier and clock synchronization
CA2152179A1 (en) Phase Locked Loop Error Suppression Circuit and Method
EP0360691A3 (en) Apparatus for receiving digital signal
EP0378190A3 (en) Digital phase locked loop
GB2289174A (en) Apparatus and method for enabling elements of a phase locked loop
MY113714A (en) Synchronized scanning circuit
CA2192881A1 (en) PLL Circuit and Noise Reduction Means for PLL Circuit
JPS6415820A (en) Integrated circuit
EP0610052A3 (en) Method and device for clock control.
DE69625840D1 (de) Verfahren und Anordnung mit schneller Phasenregelschleife
JPS6413833A (en) Frame synchronizing clock generating circuit
JPS57162526A (en) Phase synchronizing circuit
DE3779147D1 (de) Schaltungsanordnung zur erzeugung eines taktsignals.

Legal Events

Date Code Title Description
EC2A Search report published

Date of ref document: 19981101

Kind code of ref document: A1

Effective date: 19981101

FD1A Patent lapsed

Effective date: 20041015