SE8700379D0 - Skydd av en elektronisk komponent mot spenningar - Google Patents

Skydd av en elektronisk komponent mot spenningar

Info

Publication number
SE8700379D0
SE8700379D0 SE8700379A SE8700379A SE8700379D0 SE 8700379 D0 SE8700379 D0 SE 8700379D0 SE 8700379 A SE8700379 A SE 8700379A SE 8700379 A SE8700379 A SE 8700379A SE 8700379 D0 SE8700379 D0 SE 8700379D0
Authority
SE
Sweden
Prior art keywords
component
protection
voltage
electronic component
emp
Prior art date
Application number
SE8700379A
Other languages
English (en)
Other versions
SE8700379A0 (sv
Inventor
C Val
Original Assignee
Cimsa Sintra
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cimsa Sintra filed Critical Cimsa Sintra
Publication of SE8700379D0 publication Critical patent/SE8700379D0/sv
Publication of SE8700379A0 publication Critical patent/SE8700379A0/sv

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/552Protection against radiation, e.g. light or electromagnetic waves
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/057Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/647Resistive arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0102Calcium [Ca]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01039Yttrium [Y]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12033Gunn diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Thermistors And Varistors (AREA)
  • Emergency Protection Circuit Devices (AREA)
SE8700379A 1986-01-28 1987-01-30 Anordning för skydd av en elektronisk komponent mot spänningar som alstras av ett yttre fält SE8700379A0 (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR8601379A FR2726941A1 (fr) 1986-01-28 1986-01-28 Dispositif integre de protection par varistance d'un composant electronique contre les effets d'un champ electro-magnetique ou de charges statiques

Publications (2)

Publication Number Publication Date
SE8700379D0 true SE8700379D0 (sv) 1987-01-30
SE8700379A0 SE8700379A0 (sv) 1996-06-06

Family

ID=9331687

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8700379A SE8700379A0 (sv) 1986-01-28 1987-01-30 Anordning för skydd av en elektronisk komponent mot spänningar som alstras av ett yttre fält

Country Status (5)

Country Link
DE (1) DE3702780A1 (sv)
FR (1) FR2726941A1 (sv)
GB (1) GB2300514B (sv)
IT (1) IT8747549A0 (sv)
SE (1) SE8700379A0 (sv)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19945426C1 (de) * 1999-09-22 2001-01-18 Siemens Ag Steckverbinder eines elektrischen Geräts
FR2802706B1 (fr) * 1999-12-15 2002-03-01 3D Plus Sa Procede et dispositif d'interconnexion en trois dimensions de composants electroniques
EP1494284A1 (en) * 2003-06-30 2005-01-05 Freescale Semiconductor, Inc. Overvoltage protection device
DE102007013986A1 (de) * 2007-03-23 2008-09-25 Osram Opto Semiconductors Gmbh Optoelektronisches Bauteil mit einer Schutzstruktur gegen Überspannungen und Herstellungsverfahren
FR2940521B1 (fr) 2008-12-19 2011-11-11 3D Plus Procede de fabrication collective de modules electroniques pour montage en surface
DE102011050567A1 (de) 2011-05-23 2012-11-29 Kurt Stimpfl Steckverbinder und seine Verwendung zum Schutz eines elektrischen Systems gegen Überspannungsentladung sowie Verfahren zu seiner Herstellung

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3743897A (en) * 1971-08-05 1973-07-03 Gen Electric Hybrid circuit arrangement with metal oxide varistor shunt
US3747420A (en) * 1971-11-15 1973-07-24 Mallory & Co Inc P R Drive means for interval timer
US3900432A (en) * 1973-10-15 1975-08-19 Du Pont Varistor compositions
DE2735484C2 (de) * 1977-08-05 1984-06-07 Siemens AG, 1000 Berlin und 8000 München Verfahren zur Herstellung von Dickfilm-Varistoren mit Zinkoxid als Hauptkomponente
FR2475791A1 (fr) * 1980-02-12 1981-08-14 Thomson Csf Resistance ceramique non lineaire a faible tension de seuil, et son procede de fabrication
JPS5884455A (ja) * 1981-11-13 1983-05-20 Fujitsu Ltd 半導体記憶装置
FR2527039A1 (fr) * 1982-05-14 1983-11-18 Inf Milit Spatiale Aeronaut Dispositif de protection d'un dispositif electronique contre les tensions engendrees par un champ electromagnetique
DE3231118C1 (de) * 1982-08-20 1983-11-03 Siemens AG, 1000 Berlin und 8000 München Kombinierte Schaltungsanordnung mit Varistor und Verfahren zu ihrer Herstellung
DE3335195A1 (de) * 1983-09-28 1985-04-04 Siemens AG, 1000 Berlin und 8000 München Kombinierte schaltung mit varistor

Also Published As

Publication number Publication date
DE3702780A1 (de) 1996-07-04
GB2300514A (en) 1996-11-06
GB2300514B (en) 1997-03-19
IT8747549A0 (it) 1987-01-22
GB8701991D0 (en) 1996-04-24
SE8700379A0 (sv) 1996-06-06
FR2726941A1 (fr) 1996-05-15

Similar Documents

Publication Publication Date Title
DE69021749D1 (de) Überspannungsschutzsystem.
ATE14170T1 (de) Schutzanordnung fuer elektronische schaltungen, wie integrierte schaltungen, gegen elektrostatische ladungen.
SE9102183L (sv) En skaermningskonstruktion foer elektriska anordningar
KR850000803A (ko) 반도체 장치
SE8700379D0 (sv) Skydd av en elektronisk komponent mot spenningar
SE8604591D0 (sv) Spenningsskyddskrets
EP0385524A3 (en) Monolithic integrated structure for a two-stage driving system with level translator circuit component of the driving signal for power transistors
IT8619906A0 (it) Procedimento per la fabbricazione di circuiti integrati a semiconduttore includenti dispositiv cmos e dispositivi elettronici ad alta tensione.
JPH0547943A (ja) 半導体集積装置
DE68920282D1 (de) Schutz von elektronischen Schaltkreisen gegen statische Elektrizität.
JPS5371584A (en) Semiconductor integrated circuit device
IT1035609B (it) Procedimento e sistema per il montaggio di componenti elettrici ed elettronici su pannelli i circuitali
JPS5289477A (en) Input protecting circuit
IT1244074B (it) Dispositivo di protezione di circuiti elettrici e/o elettronici di telefoni atto a limitare la potenza dissipata in essi.
KR900015308A (ko) 정전 보호회로
JPS61154423A (ja) サ−ジ吸収回路
NO20001941L (no) Integrert elektronisk krets omfattende en oscillator med passive kretselementer
KR910007374B1 (ko) 반도체소자의 입력단 지연시간 개선용 입력보호장치
JPS55112038A (en) Bootstrap-type circuit
JPS62232210A (ja) 集積装置用フイルタ回路
Lade et al. On the dynamic behaviour of high-low junction devices
JPS6015402Y2 (ja) 電子機器
JPS58178262A (ja) 電圧分圧器
JPS62144303A (ja) 静電気吸収器
SU1691989A1 (ru) Экранирующее устройство

Legal Events

Date Code Title Description
NAV Patent application has lapsed

Ref document number: 8601379-4

Effective date: 19910214

NAV Patent application has lapsed

Ref document number: 8700379-4