SE508850C2 - Tidsväljarsteg för smal- och bredbandiga signaler med säkerställande av ram och sekvensintegritet - Google Patents

Tidsväljarsteg för smal- och bredbandiga signaler med säkerställande av ram och sekvensintegritet

Info

Publication number
SE508850C2
SE508850C2 SE9700851A SE9700851A SE508850C2 SE 508850 C2 SE508850 C2 SE 508850C2 SE 9700851 A SE9700851 A SE 9700851A SE 9700851 A SE9700851 A SE 9700851A SE 508850 C2 SE508850 C2 SE 508850C2
Authority
SE
Sweden
Prior art keywords
time
time slots
time slot
counter
control
Prior art date
Application number
SE9700851A
Other languages
English (en)
Swedish (sv)
Other versions
SE9700851L (sv
SE9700851D0 (sv
Inventor
Mikael Lindberg
Ulf Hansson
Fredrik Olsson
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE9700851A priority Critical patent/SE508850C2/sv
Publication of SE9700851D0 publication Critical patent/SE9700851D0/xx
Priority to PCT/SE1998/000373 priority patent/WO1998041054A1/en
Priority to AT98909901T priority patent/ATE313235T1/de
Priority to CA002282419A priority patent/CA2282419A1/en
Priority to CN98803205A priority patent/CN1250584A/zh
Priority to JP53950098A priority patent/JP2001515670A/ja
Priority to EP98909901A priority patent/EP0966861B1/en
Priority to ES98909901T priority patent/ES2255153T3/es
Priority to BR9808002-4A priority patent/BR9808002A/pt
Priority to DE69832781T priority patent/DE69832781T2/de
Priority to AU64270/98A priority patent/AU6427098A/en
Priority to KR10-1999-7008230A priority patent/KR100413055B1/ko
Priority to US09/035,775 priority patent/US6157639A/en
Publication of SE9700851L publication Critical patent/SE9700851L/xx
Publication of SE508850C2 publication Critical patent/SE508850C2/sv

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/06—Time-space-time switching
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13056—Routines, finite state machines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13103—Memory
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13208—Inverse multiplexing, channel bonding, e.g. TSSI aspects
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13213—Counting, timing circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1331—Delay elements, shift registers

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Electric Clocks (AREA)
  • Keying Circuit Devices (AREA)
  • Credit Cards Or The Like (AREA)
SE9700851A 1997-03-10 1997-03-10 Tidsväljarsteg för smal- och bredbandiga signaler med säkerställande av ram och sekvensintegritet SE508850C2 (sv)

Priority Applications (13)

Application Number Priority Date Filing Date Title
SE9700851A SE508850C2 (sv) 1997-03-10 1997-03-10 Tidsväljarsteg för smal- och bredbandiga signaler med säkerställande av ram och sekvensintegritet
KR10-1999-7008230A KR100413055B1 (ko) 1997-03-10 1998-03-02 타임 스위치 스테이지 및 스위치
EP98909901A EP0966861B1 (en) 1997-03-10 1998-03-02 Time switch stages and switches
BR9808002-4A BR9808002A (pt) 1997-03-10 1998-03-02 Estágio comutador de tempo, e, estrutura de comutação
CA002282419A CA2282419A1 (en) 1997-03-10 1998-03-02 Time switch stages and switches
CN98803205A CN1250584A (zh) 1997-03-10 1998-03-02 时间交换级和交换机
JP53950098A JP2001515670A (ja) 1997-03-10 1998-03-02 時間スイッチ段及びスイッチ
PCT/SE1998/000373 WO1998041054A1 (en) 1997-03-10 1998-03-02 Time switch stages and switches
ES98909901T ES2255153T3 (es) 1997-03-10 1998-03-02 Fases de conmutacion temporal y conmutadores.
AT98909901T ATE313235T1 (de) 1997-03-10 1998-03-02 Zeitvermittlungsstufen und vermittlungselemente
DE69832781T DE69832781T2 (de) 1997-03-10 1998-03-02 Zeitvermittlungsstufen und vermittlungselemente
AU64270/98A AU6427098A (en) 1997-03-10 1998-03-02 Time switch stages and switches
US09/035,775 US6157639A (en) 1997-03-10 1998-03-06 Time switch stages and switches

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9700851A SE508850C2 (sv) 1997-03-10 1997-03-10 Tidsväljarsteg för smal- och bredbandiga signaler med säkerställande av ram och sekvensintegritet

Publications (3)

Publication Number Publication Date
SE9700851D0 SE9700851D0 (sv) 1997-03-10
SE9700851L SE9700851L (sv) 1998-09-11
SE508850C2 true SE508850C2 (sv) 1998-11-09

Family

ID=20406088

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9700851A SE508850C2 (sv) 1997-03-10 1997-03-10 Tidsväljarsteg för smal- och bredbandiga signaler med säkerställande av ram och sekvensintegritet

Country Status (13)

Country Link
US (1) US6157639A (zh)
EP (1) EP0966861B1 (zh)
JP (1) JP2001515670A (zh)
KR (1) KR100413055B1 (zh)
CN (1) CN1250584A (zh)
AT (1) ATE313235T1 (zh)
AU (1) AU6427098A (zh)
BR (1) BR9808002A (zh)
CA (1) CA2282419A1 (zh)
DE (1) DE69832781T2 (zh)
ES (1) ES2255153T3 (zh)
SE (1) SE508850C2 (zh)
WO (1) WO1998041054A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19961139B4 (de) * 1999-12-17 2004-09-30 Siemens Ag TSSI-Überwachungsvorrichtung sowie dazugehöriges Verfahren
US7315540B2 (en) * 2002-07-31 2008-01-01 Texas Instruments Incorporated Random access memory based space time switch architecture
GB0313986D0 (en) * 2003-06-17 2003-07-23 Zarlink Semiconductor Inc Data memory extension for use in double buffered TDM switches
EP1605727A1 (en) * 2004-06-09 2005-12-14 Koninklijke Philips Electronics N.V. Integrated circuit and method for time slot allocation
CN101370313B (zh) * 2007-08-17 2011-05-11 中兴通讯股份有限公司 非对称输入输出端口的上行交换电路及其交换方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE450924B (sv) * 1985-06-20 1987-08-10 Ellemtel Utvecklings Ab Anordning for att uppretta bredbandsforbindelse i veljarnet
US4704716A (en) * 1985-12-31 1987-11-03 American Telephone And Telegraph Company, At&T Bell Laboratories Method and apparatus for establishing a wideband communication facility through a communication network having narrow bandwidth channels
NL8600612A (nl) * 1986-03-10 1987-10-01 At & T & Philips Telecomm Schakelstelsel van het t-type voor breedband schakelstelsel en tijdschakeltrap voor toepassing in een t-trap.
US4858227A (en) * 1987-08-25 1989-08-15 Solid State Systems, Inc. Space and time having multiplexed memories
SE461310B (sv) * 1988-07-12 1990-01-29 Ellemtel Utvecklings Ab Saett och anordning foer att i en digital tidsvaeljare genomkoppla en bredbandsfoerbindelse
JPH0548560A (ja) * 1991-08-16 1993-02-26 Fujitsu Ltd Ｐｃｍ伝送路におけるデータのフレーム遅延補正方式
EP0596651A1 (en) * 1992-11-02 1994-05-11 National Semiconductor Corporation Network for data communication with isochronous capability
US5841771A (en) * 1995-07-07 1998-11-24 Northern Telecom Limited Telecommunications switch apparatus and method for time switching

Also Published As

Publication number Publication date
WO1998041054A1 (en) 1998-09-17
EP0966861A1 (en) 1999-12-29
SE9700851L (sv) 1998-09-11
KR100413055B1 (ko) 2003-12-31
US6157639A (en) 2000-12-05
CN1250584A (zh) 2000-04-12
JP2001515670A (ja) 2001-09-18
ES2255153T3 (es) 2006-06-16
DE69832781T2 (de) 2006-08-10
ATE313235T1 (de) 2005-12-15
DE69832781D1 (de) 2006-01-19
AU6427098A (en) 1998-09-29
SE9700851D0 (sv) 1997-03-10
BR9808002A (pt) 2000-03-08
KR20000076140A (ko) 2000-12-26
CA2282419A1 (en) 1998-09-17
EP0966861B1 (en) 2005-12-14

Similar Documents

Publication Publication Date Title
EP0323248B1 (en) Time division switching for multi-channel calls using two time switch memories acting as a frame aligner
JPS6243600B2 (zh)
JPS6243598B2 (zh)
JPS6243599B2 (zh)
US4393490A (en) Digital telecommunications switches network with in-built fault identification
JPH0888638A (ja) パケットスイッチング伝送システム
US6289014B1 (en) Multiline-correspondent cell header conversion apparatus and method
US4962499A (en) Switching system for switching packet oriented data as well as circuit oriented data
SE508850C2 (sv) Tidsväljarsteg för smal- och bredbandiga signaler med säkerställande av ram och sekvensintegritet
US4499336A (en) Common channel interoffice signaling system
US5299209A (en) Apparatus and method for detecting fault in ATM switch
SE508851C2 (sv) Förfarande och anordning vid uppkoppling av telekommunikationsförbindelse med upprätthållen sekvens- och ramintegritet
JP3244665B2 (ja) Ｔｏｎｅ及びＤＴＭＦ発生機能を備えたＡＴＭセル変換装置及びその方法
JP2953438B2 (ja) ハイウェイスイッチ制御方式および方法
EP0321426B1 (en) An error correction method in a switch and a switch provided with error correction means
JPH0936868A (ja) Ａｔｍスイッチのアドレス生成回路
US6515986B1 (en) Method and apparatus for switching frame-oriented serial data
JP2872327B2 (ja) 交換装置及びその制御方法
JP3046118B2 (ja) 時分割通話路方式
GB1560409A (en) Telephone switching circuit
KR970056391A (ko) 에이티엠(atm) 계층 성능관리 운용 및 유지 보수(oam) 셀 처리 장치
AU2799289A (en) An error correction method in a switch and a switch provided with error correction means
Carvalho et al. Performance modelling of an ATM exchange using parallel computer architectures
JPH04156743A (ja) Ａｔｍセルスイッチングシステム
JPH1098481A (ja) 非同期転送モード通信のデータ変換装置

Legal Events

Date Code Title Description
NUG Patent has lapsed