SE454631B - Sett for tillverkning av en integrerad halvledaranordning med den epitaxiella tillvexten uppdelad i tre separata steg stabiliserade vid tre olika temperaturer - Google Patents
Sett for tillverkning av en integrerad halvledaranordning med den epitaxiella tillvexten uppdelad i tre separata steg stabiliserade vid tre olika temperaturerInfo
- Publication number
- SE454631B SE454631B SE7909953A SE7909953A SE454631B SE 454631 B SE454631 B SE 454631B SE 7909953 A SE7909953 A SE 7909953A SE 7909953 A SE7909953 A SE 7909953A SE 454631 B SE454631 B SE 454631B
- Authority
- SE
- Sweden
- Prior art keywords
- stage
- epitaxial
- type
- areas
- substrate
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims description 5
- 238000004519 manufacturing process Methods 0.000 title claims description 4
- 239000002019 doping agent Substances 0.000 claims description 15
- 238000009413 insulation Methods 0.000 claims description 15
- 238000000034 method Methods 0.000 claims description 10
- 239000000758 substrate Substances 0.000 claims description 10
- 238000006243 chemical reaction Methods 0.000 claims description 9
- 239000003153 chemical reaction reagent Substances 0.000 claims description 8
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 4
- 230000007704 transition Effects 0.000 claims description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 3
- 229910052710 silicon Inorganic materials 0.000 claims description 3
- 239000010703 silicon Substances 0.000 claims description 3
- 238000002955 isolation Methods 0.000 claims description 2
- 239000004020 conductor Substances 0.000 claims 2
- 229910003902 SiCl 4 Inorganic materials 0.000 claims 1
- 229910003910 SiCl4 Inorganic materials 0.000 claims 1
- FDNAPBUWERUEDA-UHFFFAOYSA-N silicon tetrachloride Chemical compound Cl[Si](Cl)(Cl)Cl FDNAPBUWERUEDA-UHFFFAOYSA-N 0.000 claims 1
- 239000002210 silicon-based material Substances 0.000 claims 1
- 238000009792 diffusion process Methods 0.000 description 26
- 230000015572 biosynthetic process Effects 0.000 description 7
- 239000013078 crystal Substances 0.000 description 7
- 238000001556 precipitation Methods 0.000 description 7
- 229910004298 SiO 2 Inorganic materials 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 229910052681 coesite Inorganic materials 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- 230000035515 penetration Effects 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 230000007850 degeneration Effects 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 238000007654 immersion Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000001947 vapour-phase growth Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/763—Polycrystalline semiconductor regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02576—N-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
- H01L21/743—Making of internal connections, substrate contacts
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Recrystallisation Techniques (AREA)
- Bipolar Transistors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT30507/78A IT1101183B (it) | 1978-12-04 | 1978-12-04 | Perfezionamento al procedimento di produzione per transistori bipolari intagrati con elevata tensione di breakdown collettore-emettitore e prodotto risultante |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| SE7909953L SE7909953L (sv) | 1980-06-05 |
| SE454631B true SE454631B (sv) | 1988-05-16 |
Family
ID=11229874
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| SE7909953A SE454631B (sv) | 1978-12-04 | 1979-12-03 | Sett for tillverkning av en integrerad halvledaranordning med den epitaxiella tillvexten uppdelad i tre separata steg stabiliserade vid tre olika temperaturer |
Country Status (5)
| Country | Link |
|---|---|
| DE (1) | DE2948800A1 (fr) |
| FR (1) | FR2443742A1 (fr) |
| GB (1) | GB2037487A (fr) |
| IT (1) | IT1101183B (fr) |
| SE (1) | SE454631B (fr) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| IT201600130185A1 (it) | 2016-12-22 | 2018-06-22 | St Microelectronics Srl | Procedimento di fabbricazione di un dispositivo a semiconduttore integrante un transistore a conduzione verticale, e dispositivo a semiconduttore |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB1300768A (en) * | 1969-07-29 | 1972-12-20 | Fairchild Camera Instr Co | Improvements in or relating to semiconductor structures |
-
1978
- 1978-12-04 IT IT30507/78A patent/IT1101183B/it active
-
1979
- 1979-12-03 SE SE7909953A patent/SE454631B/sv not_active IP Right Cessation
- 1979-12-04 DE DE19792948800 patent/DE2948800A1/de not_active Withdrawn
- 1979-12-04 FR FR7929737A patent/FR2443742A1/fr active Granted
- 1979-12-04 GB GB7941857A patent/GB2037487A/en not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| FR2443742A1 (fr) | 1980-07-04 |
| IT1101183B (it) | 1985-09-28 |
| IT7830507A0 (it) | 1978-12-04 |
| SE7909953L (sv) | 1980-06-05 |
| GB2037487A (en) | 1980-07-09 |
| FR2443742B1 (fr) | 1985-03-08 |
| DE2948800A1 (de) | 1980-06-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5242858A (en) | Process for preparing semiconductor device by use of a flattening agent and diffusion | |
| CN100452400C (zh) | 沟槽应变抬升源/漏结构及其制造方法 | |
| US4375999A (en) | Method of manufacturing a semiconductor device | |
| CN103956323B (zh) | 半导体器件及其形成方法、非瞬时计算机可读存储介质 | |
| US9620615B2 (en) | IGBT manufacturing method | |
| JPH11220100A (ja) | メモリセル装置及びその製造方法 | |
| US4301588A (en) | Consumable amorphous or polysilicon emitter process | |
| JP2000031155A (ja) | 低雑音たて形バイポ―ラトランジスタとその製造方法 | |
| US8617938B2 (en) | Device and method for boron diffusion in semiconductors | |
| EP0087462A1 (fr) | Procede de fabrication d'une structure de circuits integres. | |
| US3956033A (en) | Method of fabricating an integrated semiconductor transistor structure with epitaxial contact to the buried sub-collector | |
| JPH0563439B2 (fr) | ||
| JPS62570B2 (fr) | ||
| US7005723B2 (en) | Bipolar transistor and method of producing same | |
| SE454631B (sv) | Sett for tillverkning av en integrerad halvledaranordning med den epitaxiella tillvexten uppdelad i tre separata steg stabiliserade vid tre olika temperaturer | |
| US6165265A (en) | Method of deposition of a single-crystal silicon region | |
| EP0042380B1 (fr) | Procédé permettant d'obtenir un profil de concentration d'impuretés ideal dans la base d'un transistor | |
| JPS59108325A (ja) | 半導体装置の製造方法 | |
| GB2137019A (en) | Semiconductor Device and Method for Manufacturing | |
| CN214797424U (zh) | 包括双极晶体管的结构 | |
| US5372953A (en) | Method of manufacturing a bipolar transistor included in an integrated circuit having no field oxide film between a p-type region and its electrode | |
| JPH0864843A (ja) | ツェナーダイオードの製造方法 | |
| JPH0344937A (ja) | バイポーラトランジスタ及びその製造方法 | |
| KR100268901B1 (ko) | 반도체소자의격리영역형성방법 | |
| JPS6217863B2 (fr) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| NUG | Patent has lapsed |
Ref document number: 7909953-7 Effective date: 19940710 Format of ref document f/p: F |