SE441789B - Aritmetikskiftanordning - Google Patents

Aritmetikskiftanordning

Info

Publication number
SE441789B
SE441789B SE7905666A SE7905666A SE441789B SE 441789 B SE441789 B SE 441789B SE 7905666 A SE7905666 A SE 7905666A SE 7905666 A SE7905666 A SE 7905666A SE 441789 B SE441789 B SE 441789B
Authority
SE
Sweden
Prior art keywords
shift
bit
memory
register
setting
Prior art date
Application number
SE7905666A
Other languages
English (en)
Swedish (sv)
Other versions
SE7905666L (sv
Inventor
T Hirotani
S Nagata
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of SE7905666L publication Critical patent/SE7905666L/
Publication of SE441789B publication Critical patent/SE441789B/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G06F5/017—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising using recirculating storage elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Complex Calculations (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
SE7905666A 1978-06-29 1979-06-28 Aritmetikskiftanordning SE441789B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7915878A JPS5523501A (en) 1978-06-29 1978-06-29 Shift operation unit

Publications (2)

Publication Number Publication Date
SE7905666L SE7905666L (sv) 1979-12-30
SE441789B true SE441789B (sv) 1985-11-04

Family

ID=13682141

Family Applications (1)

Application Number Title Priority Date Filing Date
SE7905666A SE441789B (sv) 1978-06-29 1979-06-28 Aritmetikskiftanordning

Country Status (5)

Country Link
US (1) US4345316A (es)
JP (1) JPS5523501A (es)
AR (1) AR228129A1 (es)
DE (1) DE2926048A1 (es)
SE (1) SE441789B (es)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2449927A1 (fr) * 1979-02-23 1980-09-19 Labo Cent Telecommunicat Dispositif de manipulation de donnees
JPS5750049A (en) * 1980-09-09 1982-03-24 Toshiba Corp Shifting circuit
JPS5969501U (ja) * 1982-11-01 1984-05-11 日本無線株式会社 ピンダイオ−ド移相器の駆動回路
JPS59184826U (ja) * 1983-05-26 1984-12-08 根来　孝 病人用悪臭抜き装置
US4611273A (en) * 1983-12-30 1986-09-09 International Business Machines Corporation Synchronized microsequencer for a microprocessor
JPH0751366B2 (ja) * 1985-06-27 1995-06-05 キヤノン株式会社 出力制御方法
US4797852A (en) * 1986-02-03 1989-01-10 Intel Corporation Block shifter for graphics processor
JPS63225822A (ja) * 1986-08-11 1988-09-20 Toshiba Corp バレルシフタ
JPS6382513A (ja) * 1986-09-26 1988-04-13 Toshiba Corp バレルシフタ
JPS6386024A (ja) * 1986-09-30 1988-04-16 Toshiba Corp バレルシフタ
KR890702151A (ko) * 1987-08-21 1989-12-23 앨프리드 퍼어내트 변환 프로세싱 회로
US5255216A (en) * 1991-08-16 1993-10-19 International Business Machines Corporation Reduced hardware look up table multiplier
JPH05277150A (ja) * 1992-04-01 1993-10-26 Washi Kosan Kk 汚物の処理方法及び該方法を実施するための処理用具
JPH08238277A (ja) * 1996-02-19 1996-09-17 Washi Kosan Kk 汚物の処理用具
US6125406A (en) * 1998-05-15 2000-09-26 Xerox Corporation Bi-directional packing data device enabling forward/reverse bit sequences with two output latches
FR2793572B1 (fr) * 1999-05-10 2001-10-05 Cit Alcatel Procede et dispositif pour commander l'ordre de depart d'informations ou d'objets stockes temporairement
US20060136531A1 (en) * 2004-07-06 2006-06-22 Mathstar, Inc. Leading zero counter for binary data alignment

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3543245A (en) * 1968-02-29 1970-11-24 Ferranti Ltd Computer systems
GB1468642A (en) * 1975-01-07 1977-03-30 Burroughs Corp Data processing systems
US4085447A (en) * 1976-09-07 1978-04-18 Sperry Rand Corporation Right justified mask transfer apparatus
US4139899A (en) * 1976-10-18 1979-02-13 Burroughs Corporation Shift network having a mask generator and a rotator
US4079459A (en) * 1976-10-27 1978-03-14 Texas Instruments Incorporated Two speed shift register for electronic calculator or microprocessor system

Also Published As

Publication number Publication date
JPS5523501A (en) 1980-02-20
SE7905666L (sv) 1979-12-30
JPS5540891B2 (es) 1980-10-21
AR228129A1 (es) 1983-01-31
DE2926048C2 (es) 1988-06-01
DE2926048A1 (de) 1980-01-03
US4345316A (en) 1982-08-17

Similar Documents

Publication Publication Date Title
SE441789B (sv) Aritmetikskiftanordning
US3961750A (en) Expandable parallel binary shifter/rotator
EP0385591A3 (en) Serial testing technique for embedded memories
US4068305A (en) Associative processors
GB1522324A (en) Data processing
US4130880A (en) Data storage system for addressing data stored in adjacent word locations
ES443014A1 (es) Mejoras introducidas en un equipo de procesamiento de datos.
US3659274A (en) Flow-through shifter
US4167778A (en) Invalid instruction code detector
GB2165068A (en) Bit shifting apparatus
US4811266A (en) Multifunction arithmetic indicator
KR950012952B1 (ko) 프로그래버블 로직 유니트회로 및 프로그래머블 로직회로
DE69411259T2 (de) Automatisches Entwurfsverfahren für digitale elektronische Schaltkreise
JPS59136851A (ja) デ−タ処理装置
JPS605979B2 (ja) 電子的制御装置
JPS62112292A (ja) メモリ回路
GB1427993A (en) Asynchronous electronic binary storage and shift registers
KR100205351B1 (ko) 반도체 기억 장치의 주소 정렬 장치
JPH0222409B2 (es)
US20030056080A1 (en) Register read circuit using the remainders of modulo of a register number by the number of register sub-banks
JP2624342B2 (ja) バレルシフタ
JP2969825B2 (ja) デュアルポートメモリ
JPH10260757A (ja) 端子配置可変回路
SU1674145A1 (ru) Устройство дл обработки нечеткой информации
JP3597882B2 (ja) 連想メモリ

Legal Events

Date Code Title Description
NUG Patent has lapsed

Ref document number: 7905666-9

Effective date: 19940110

Format of ref document f/p: F