SE0400504L - En Metod för framställning av en kondensator och en monolitiskt integrerad krets innefattande en sådan kondensator - Google Patents

En Metod för framställning av en kondensator och en monolitiskt integrerad krets innefattande en sådan kondensator

Info

Publication number
SE0400504L
SE0400504L SE0400504A SE0400504A SE0400504L SE 0400504 L SE0400504 L SE 0400504L SE 0400504 A SE0400504 A SE 0400504A SE 0400504 A SE0400504 A SE 0400504A SE 0400504 L SE0400504 L SE 0400504L
Authority
SE
Sweden
Prior art keywords
region
capacitor
layer region
monocrystalline silicon
insulating
Prior art date
Application number
SE0400504A
Other languages
English (en)
Other versions
SE0400504D0 (sv
SE527487C2 (sv
Inventor
Ted Johansson
Original Assignee
Infineon Technologies Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag filed Critical Infineon Technologies Ag
Priority to SE0400504A priority Critical patent/SE527487C2/sv
Publication of SE0400504D0 publication Critical patent/SE0400504D0/sv
Priority to DE112005000487T priority patent/DE112005000487B4/de
Priority to PCT/SE2005/000251 priority patent/WO2005083768A1/en
Priority to CNB2005800133727A priority patent/CN100499042C/zh
Publication of SE0400504L publication Critical patent/SE0400504L/sv
Publication of SE527487C2 publication Critical patent/SE527487C2/sv
Priority to US11/469,651 priority patent/US7534685B2/en
Priority to US12/413,646 priority patent/US7871881B2/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92Capacitors having potential barriers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66083Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • H01L29/66181Conductor-insulator-semiconductor capacitors, e.g. trench capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92Capacitors having potential barriers
    • H01L29/94Metal-insulator-semiconductors, e.g. MOS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0641Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region without components of the field effect type
    • H01L27/0647Bipolar transistors in combination with diodes, or capacitors, or resistors, e.g. vertical bipolar transistor and bipolar lateral transistor and resistor
    • H01L27/0652Vertical bipolar transistor in combination with diodes, or capacitors, or resistors
    • H01L27/0658Vertical bipolar transistor in combination with resistors or capacitors

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Bipolar Transistors (AREA)
SE0400504A 2004-03-02 2004-03-02 En metod för framställning av en kondensator och en monolitiskt integrerad krets innefattande en sådan kondensator SE527487C2 (sv)

Priority Applications (6)

Application Number Priority Date Filing Date Title
SE0400504A SE527487C2 (sv) 2004-03-02 2004-03-02 En metod för framställning av en kondensator och en monolitiskt integrerad krets innefattande en sådan kondensator
DE112005000487T DE112005000487B4 (de) 2004-03-02 2005-02-23 Verfahren zur Herstellung eines Kondensators und ein monolithisch integrierter Schaltkreis, der einen solchen Kondensator umfasst
PCT/SE2005/000251 WO2005083768A1 (en) 2004-03-02 2005-02-23 A method for fabrication of a capacitor, and a monolithically integrated circuit comprising such a capacitor
CNB2005800133727A CN100499042C (zh) 2004-03-02 2005-02-23 制作电容器的方法及包含此种电容器的单片式集成电路
US11/469,651 US7534685B2 (en) 2004-03-02 2006-09-01 Method for fabrication of a capacitor, and a monolithically integrated circuit comprising such a capacitor
US12/413,646 US7871881B2 (en) 2004-03-02 2009-03-30 Method for fabrication of a capacitor, and a monolithically integrated circuit comprising such a capacitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE0400504A SE527487C2 (sv) 2004-03-02 2004-03-02 En metod för framställning av en kondensator och en monolitiskt integrerad krets innefattande en sådan kondensator

Publications (3)

Publication Number Publication Date
SE0400504D0 SE0400504D0 (sv) 2004-03-02
SE0400504L true SE0400504L (sv) 2005-09-03
SE527487C2 SE527487C2 (sv) 2006-03-21

Family

ID=32067284

Family Applications (1)

Application Number Title Priority Date Filing Date
SE0400504A SE527487C2 (sv) 2004-03-02 2004-03-02 En metod för framställning av en kondensator och en monolitiskt integrerad krets innefattande en sådan kondensator

Country Status (5)

Country Link
US (2) US7534685B2 (sv)
CN (1) CN100499042C (sv)
DE (1) DE112005000487B4 (sv)
SE (1) SE527487C2 (sv)
WO (1) WO2005083768A1 (sv)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE527487C2 (sv) 2004-03-02 2006-03-21 Infineon Technologies Ag En metod för framställning av en kondensator och en monolitiskt integrerad krets innefattande en sådan kondensator
US9847293B1 (en) 2016-08-18 2017-12-19 Qualcomm Incorporated Utilization of backside silicidation to form dual side contacted capacitor

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6047458A (ja) 1983-08-26 1985-03-14 Hitachi Ltd Soi形mosダイナミツクメモリ
US5087580A (en) * 1990-09-17 1992-02-11 Texas Instruments Incorporated Self-aligned bipolar transistor structure and fabrication process
US5273921A (en) * 1991-12-27 1993-12-28 Purdue Research Foundation Methods for fabricating a dual-gated semiconductor-on-insulator field effect transistor
US6008110A (en) * 1994-07-21 1999-12-28 Kabushiki Kaisha Toshiba Semiconductor substrate and method of manufacturing same
US5561302A (en) * 1994-09-26 1996-10-01 Motorola, Inc. Enhanced mobility MOSFET device and method
US5585285A (en) * 1995-12-06 1996-12-17 Micron Technology, Inc. Method of forming dynamic random access memory circuitry using SOI and isolation trenches
US5952695A (en) * 1997-03-05 1999-09-14 International Business Machines Corporation Silicon-on-insulator and CMOS-on-SOI double film structures
US6610578B2 (en) * 1997-07-11 2003-08-26 Telefonaktiebolaget Lm Ericsson (Publ) Methods of manufacturing bipolar transistors for use at radio frequencies
DE19853268C2 (de) * 1998-11-18 2002-04-11 Infineon Technologies Ag Feldeffektgesteuerter Transistor und Verfahren zu dessen Herstellung
US6555891B1 (en) * 2000-10-17 2003-04-29 International Business Machines Corporation SOI hybrid structure with selective epitaxial growth of silicon
SE0103036D0 (sv) * 2001-05-04 2001-09-13 Ericsson Telefon Ab L M Semiconductor process and integrated circuit
DE10124032B4 (de) * 2001-05-16 2011-02-17 Telefunken Semiconductors Gmbh & Co. Kg Verfahren zur Herstellung von Bauelementen auf einem SOI-Wafer
US6596570B2 (en) * 2001-06-06 2003-07-22 International Business Machines Corporation SOI device with reduced junction capacitance
US6498358B1 (en) * 2001-07-20 2002-12-24 Motorola, Inc. Structure and method for fabricating an electro-optic system having an electrochromic diffraction grating
WO2003054972A1 (fr) * 2001-12-12 2003-07-03 Matsushita Electric Industrial Co., Ltd. Condensateur variable et son procede de fabrication
JP4136452B2 (ja) * 2002-05-23 2008-08-20 株式会社ルネサステクノロジ 半導体装置及びその製造方法
US7012298B1 (en) * 2002-06-21 2006-03-14 Advanced Micro Devices, Inc. Non-volatile memory device
DE10229003B4 (de) * 2002-06-28 2014-02-13 Advanced Micro Devices, Inc. Ein Verfahren zur Herstellung eines SOI-Feldeffekttransistorelements mit einem Rekombinationsgebiet
US6965128B2 (en) * 2003-02-03 2005-11-15 Freescale Semiconductor, Inc. Structure and method for fabricating semiconductor microresonator devices
US6900502B2 (en) * 2003-04-03 2005-05-31 Taiwan Semiconductor Manufacturing Company, Ltd. Strained channel on insulator device
US6864149B2 (en) * 2003-05-09 2005-03-08 Taiwan Semiconductor Manufacturing Company SOI chip with mesa isolation and recess resistant regions
US6958513B2 (en) * 2003-06-06 2005-10-25 Chih-Hsin Wang Floating-gate memory cell having trench structure with ballistic-charge injector, and the array of memory cells
US20050136580A1 (en) * 2003-12-22 2005-06-23 Luigi Colombo Hydrogen free formation of gate electrodes
SE527487C2 (sv) 2004-03-02 2006-03-21 Infineon Technologies Ag En metod för framställning av en kondensator och en monolitiskt integrerad krets innefattande en sådan kondensator
EP1630863B1 (en) * 2004-08-31 2014-05-14 Infineon Technologies AG Method of fabricating a monolithically integrated vertical semiconducting device in an soi substrate

Also Published As

Publication number Publication date
DE112005000487B4 (de) 2012-01-05
CN1947233A (zh) 2007-04-11
US7534685B2 (en) 2009-05-19
US7871881B2 (en) 2011-01-18
DE112005000487T5 (de) 2007-01-04
US20070117285A1 (en) 2007-05-24
WO2005083768A1 (en) 2005-09-09
US20090181512A1 (en) 2009-07-16
CN100499042C (zh) 2009-06-10
SE0400504D0 (sv) 2004-03-02
SE527487C2 (sv) 2006-03-21

Similar Documents

Publication Publication Date Title
US7884440B2 (en) Semiconductor integrated circuit
US10156676B1 (en) Waveguides with multiple airgaps arranged in and over a silicon-on-insulator substrate
US11024649B2 (en) Integrated circuit with resurf region biasing under buried insulator layers
JP2000294757A (ja) 半導体集積回路装置の製造方法
US9293472B2 (en) RF SOI switch with backside cavity and the method to form it
US6693325B1 (en) Semiconductor device having silicon on insulator and fabricating method therefor
JP2006093694A (ja) Fetにおける埋め込みバイアス・ウェル
KR970072209A (ko) 반도체 장치 및 그 제조 방법
JP5635680B2 (ja) 半導体装置及びその製造方法
CN100524688C (zh) 具有前侧接触和垂直沟槽隔离的半导体器件及其制作方法
US8987070B2 (en) SOI device with embedded liner in box layer to limit STI recess
CN104701136A (zh) 电容器、半导体器件及其形成方法
KR960043167A (ko) 반도체 집적회로장치 및 그 제조방법
KR20030026912A (ko) 고전압 주변부
SE0400504L (sv) En Metod för framställning av en kondensator och en monolitiskt integrerad krets innefattande en sådan kondensator
US20080099796A1 (en) Device with patterned semiconductor electrode structure and method of manufacture
US7321156B2 (en) Device for capacitive pressure measurement and method for manufacturing a capacitive pressure measuring device
KR100781548B1 (ko) 반도체 집적 회로 장치 및 그 제조 방법
JP5817205B2 (ja) 半導体装置の製造方法
JPH0758123A (ja) ラテラルバイポーラトランジスタの製造方法
US20130328159A1 (en) Implementing isolated silicon regions in silicon-on-insulator (soi) wafers using bonded-wafer technique
TW200512864A (en) Method for fabricating a deep trench capacitor of DRAM device
KR970053006A (ko) 바이폴라 트랜지스터의 제조방법
JP2015177168A (ja) 半導体装置およびその製造方法
JP2006049688A (ja) 半導体装置

Legal Events

Date Code Title Description
NUG Patent has lapsed