RU2084972C1 - Способ записи данных при тестировании устройства памяти и устройство для проверки памяти - Google Patents
Способ записи данных при тестировании устройства памяти и устройство для проверки памяти Download PDFInfo
- Publication number
- RU2084972C1 RU2084972C1 SU904830256A SU4830256A RU2084972C1 RU 2084972 C1 RU2084972 C1 RU 2084972C1 SU 904830256 A SU904830256 A SU 904830256A SU 4830256 A SU4830256 A SU 4830256A RU 2084972 C1 RU2084972 C1 RU 2084972C1
- Authority
- RU
- Russia
- Prior art keywords
- data
- input
- unit
- mos transistors
- inputs
- Prior art date
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 18
- 238000000034 method Methods 0.000 title claims abstract description 17
- 238000013524 data verification Methods 0.000 claims description 9
- 239000003990 capacitor Substances 0.000 abstract description 12
- 239000000126 substance Substances 0.000 abstract 1
- 230000007547 defect Effects 0.000 description 9
- 238000012795 verification Methods 0.000 description 8
- 230000010354 integration Effects 0.000 description 5
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000003795 chemical substances by application Substances 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 239000000428 dust Substances 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4094—Bit-line management or control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/30—Accessing single arrays
- G11C29/34—Accessing multiple bits simultaneously
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/36—Data generation devices, e.g. data inverters
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Dram (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR89-8002 | 1989-06-10 | ||
| KR1019890008002A KR920001080B1 (ko) | 1989-06-10 | 1989-06-10 | 메모리소자의 데이타 기록 방법 및 테스트 회로 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| RU2084972C1 true RU2084972C1 (ru) | 1997-07-20 |
Family
ID=19286971
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| SU904830256A RU2084972C1 (ru) | 1989-06-10 | 1990-06-08 | Способ записи данных при тестировании устройства памяти и устройство для проверки памяти |
Country Status (10)
| Country | Link |
|---|---|
| JP (1) | JP3101953B2 (enExample) |
| KR (1) | KR920001080B1 (enExample) |
| CN (1) | CN1019243B (enExample) |
| DE (1) | DE4003132A1 (enExample) |
| FR (1) | FR2648266B1 (enExample) |
| GB (1) | GB2232496B (enExample) |
| IT (1) | IT1248750B (enExample) |
| NL (1) | NL194812C (enExample) |
| RU (1) | RU2084972C1 (enExample) |
| SE (1) | SE512452C2 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| RU2681344C1 (ru) * | 2015-03-09 | 2019-03-06 | Тосиба Мемори Корпорейшн | Полупроводниковое запоминающее устройство |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05128899A (ja) * | 1991-10-29 | 1993-05-25 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JP2005518630A (ja) * | 2002-02-26 | 2005-06-23 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 不揮発性メモリテスト構造および方法 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59185097A (ja) * | 1983-04-04 | 1984-10-20 | Oki Electric Ind Co Ltd | 自己診断機能付メモリ装置 |
| JPS62229599A (ja) * | 1986-03-31 | 1987-10-08 | Toshiba Corp | 不揮発性半導体記憶装置 |
| EP0253161B1 (en) * | 1986-06-25 | 1991-10-16 | Nec Corporation | Testing circuit for random access memory device |
| KR910001534B1 (ko) * | 1986-09-08 | 1991-03-15 | 가부시키가이샤 도시바 | 반도체기억장치 |
| JPS6446300A (en) * | 1987-08-17 | 1989-02-20 | Nippon Telegraph & Telephone | Semiconductor memory |
| JPH01113999A (ja) * | 1987-10-28 | 1989-05-02 | Toshiba Corp | 不揮発性メモリのストレステスト回路 |
-
1989
- 1989-06-10 KR KR1019890008002A patent/KR920001080B1/ko not_active Expired
-
1990
- 1990-02-01 FR FR9001203A patent/FR2648266B1/fr not_active Expired - Lifetime
- 1990-02-02 NL NL9000261A patent/NL194812C/nl not_active IP Right Cessation
- 1990-02-02 GB GB9002396A patent/GB2232496B/en not_active Expired - Lifetime
- 1990-02-02 JP JP02022322A patent/JP3101953B2/ja not_active Expired - Fee Related
- 1990-02-02 DE DE4003132A patent/DE4003132A1/de active Granted
- 1990-06-06 SE SE9002030A patent/SE512452C2/sv unknown
- 1990-06-07 IT IT02056690A patent/IT1248750B/it active IP Right Grant
- 1990-06-08 RU SU904830256A patent/RU2084972C1/ru not_active IP Right Cessation
- 1990-06-09 CN CN90104915A patent/CN1019243B/zh not_active Expired
Non-Patent Citations (1)
| Title |
|---|
| Заявка Японии N 60-47666, кл. G 11 C 11/34, 1985. Заявка Японии N 60 - 34200, кл. G 11 C 29/00, 1988. * |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| RU2681344C1 (ru) * | 2015-03-09 | 2019-03-06 | Тосиба Мемори Корпорейшн | Полупроводниковое запоминающее устройство |
Also Published As
| Publication number | Publication date |
|---|---|
| SE9002030L (sv) | 1990-12-11 |
| JPH0312100A (ja) | 1991-01-21 |
| SE512452C2 (sv) | 2000-03-20 |
| IT9020566A1 (it) | 1991-12-07 |
| FR2648266B1 (fr) | 1993-12-24 |
| NL194812B (nl) | 2002-11-01 |
| KR910001779A (ko) | 1991-01-31 |
| DE4003132A1 (de) | 1990-12-20 |
| FR2648266A1 (fr) | 1990-12-14 |
| NL194812C (nl) | 2003-03-04 |
| GB2232496B (en) | 1993-06-02 |
| JP3101953B2 (ja) | 2000-10-23 |
| NL9000261A (nl) | 1991-01-02 |
| SE9002030D0 (sv) | 1990-06-06 |
| IT1248750B (it) | 1995-01-27 |
| GB2232496A (en) | 1990-12-12 |
| DE4003132C2 (enExample) | 1992-06-04 |
| IT9020566A0 (enExample) | 1990-06-07 |
| GB9002396D0 (en) | 1990-04-04 |
| KR920001080B1 (ko) | 1992-02-01 |
| CN1019243B (zh) | 1992-11-25 |
| CN1048463A (zh) | 1991-01-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5457696A (en) | Semiconductor memory having internal test circuit | |
| US4654849A (en) | High speed concurrent testing of dynamic read/write memory array | |
| JP3076606B2 (ja) | 半導体記憶装置およびその検査方法 | |
| US5377152A (en) | Semiconductor memory and screening test method thereof | |
| US4868823A (en) | High speed concurrent testing of dynamic read/write memory array | |
| US7136316B2 (en) | Method and apparatus for data compression in memory devices | |
| US4866676A (en) | Testing arrangement for a DRAM with redundancy | |
| US5436911A (en) | Semiconductor memory device comprising a test circuit and a method of operation thereof | |
| US5140553A (en) | Flash writing circuit for writing test data in dynamic random access memory (dram) devices | |
| EP0920032A2 (en) | Ferroelectric random access memory device having short-lived cell detector available for life test for ferroelectric capacitor and method for testing ferroelectric memory cells | |
| US6421797B1 (en) | Integrated circuit memory devices and methods for generating multiple parallel bit memory test results per clock cycle | |
| KR100249641B1 (ko) | 집적 회로 테스트에서 번인 시간을 단축시키고 초기 고장을 유도하는 방법 | |
| US4670878A (en) | Column shift circuitry for high speed testing of semiconductor memory devices | |
| EP0840328B1 (en) | Method and device for testing memory circuits | |
| US5088063A (en) | Semiconductor memory device having on-chip test circuit | |
| RU2084972C1 (ru) | Способ записи данных при тестировании устройства памяти и устройство для проверки памяти | |
| KR19980013923A (ko) | 반도체 메모리장치의 스트레스 전압 인가장치 | |
| JPH02137185A (ja) | ダイナミック型半導体記憶装置およびそのテスト方法 | |
| US5371710A (en) | Semiconductor memory device having test mode | |
| JPH0589700A (ja) | 高速並列テストの機構 | |
| US20020040989A1 (en) | Semiconductor storage device and method of testing the same | |
| KR100399450B1 (ko) | 반도체메모리장치의검사방법 | |
| US5197031A (en) | Method for writing data in testing memory device and circuit for testing memory device | |
| KR0145217B1 (ko) | 더미 셀 어레이를 구비하는 반도체 메모리장치 | |
| KR950007455B1 (ko) | 테스트회로를 구비한 반도체 기억장치와 그 동작방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | The patent is invalid due to non-payment of fees |
Effective date: 20090609 |
|
| REG | Reference to a code of a succession state |
Ref country code: RU Ref legal event code: MM4A Effective date: 20090609 |