GB2232496B - A test circuit for testing a memory device and methods for performing writing and testing in such devices - Google Patents
A test circuit for testing a memory device and methods for performing writing and testing in such devicesInfo
- Publication number
- GB2232496B GB2232496B GB9002396A GB9002396A GB2232496B GB 2232496 B GB2232496 B GB 2232496B GB 9002396 A GB9002396 A GB 9002396A GB 9002396 A GB9002396 A GB 9002396A GB 2232496 B GB2232496 B GB 2232496B
- Authority
- GB
- United Kingdom
- Prior art keywords
- testing
- methods
- devices
- memory device
- test circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4094—Bit-line management or control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/30—Accessing single arrays
- G11C29/34—Accessing multiple bits simultaneously
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/36—Data generation devices, e.g. data inverters
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Dram (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019890008002A KR920001080B1 (en) | 1989-06-10 | 1989-06-10 | Method writing data and test circuit in memory material |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| GB9002396D0 GB9002396D0 (en) | 1990-04-04 |
| GB2232496A GB2232496A (en) | 1990-12-12 |
| GB2232496B true GB2232496B (en) | 1993-06-02 |
Family
ID=19286971
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB9002396A Expired - Lifetime GB2232496B (en) | 1989-06-10 | 1990-02-02 | A test circuit for testing a memory device and methods for performing writing and testing in such devices |
Country Status (10)
| Country | Link |
|---|---|
| JP (1) | JP3101953B2 (en) |
| KR (1) | KR920001080B1 (en) |
| CN (1) | CN1019243B (en) |
| DE (1) | DE4003132A1 (en) |
| FR (1) | FR2648266B1 (en) |
| GB (1) | GB2232496B (en) |
| IT (1) | IT1248750B (en) |
| NL (1) | NL194812C (en) |
| RU (1) | RU2084972C1 (en) |
| SE (1) | SE512452C2 (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05128899A (en) * | 1991-10-29 | 1993-05-25 | Mitsubishi Electric Corp | Semiconductor memory |
| US6950356B2 (en) * | 2002-02-26 | 2005-09-27 | Koninklijke Philips Electronics N.V. | Non-volatile memory test structure and method |
| RU2681344C1 (en) * | 2015-03-09 | 2019-03-06 | Тосиба Мемори Корпорейшн | Semiconductor storage device |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0251429A2 (en) * | 1986-03-31 | 1988-01-07 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory |
| EP0253161A1 (en) * | 1986-06-25 | 1988-01-20 | Nec Corporation | Testing circuit for random access memory device |
| EP0314180A2 (en) * | 1987-10-28 | 1989-05-03 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory having a stress test circuit |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59185097A (en) * | 1983-04-04 | 1984-10-20 | Oki Electric Ind Co Ltd | Memory device with self-diagnostic function |
| KR910001534B1 (en) * | 1986-09-08 | 1991-03-15 | 가부시키가이샤 도시바 | Semiconductor memory device |
| JPS6446300A (en) * | 1987-08-17 | 1989-02-20 | Nippon Telegraph & Telephone | Semiconductor memory |
-
1989
- 1989-06-10 KR KR1019890008002A patent/KR920001080B1/en not_active IP Right Cessation
-
1990
- 1990-02-01 FR FR9001203A patent/FR2648266B1/en not_active Expired - Lifetime
- 1990-02-02 DE DE4003132A patent/DE4003132A1/en active Granted
- 1990-02-02 NL NL9000261A patent/NL194812C/en not_active IP Right Cessation
- 1990-02-02 GB GB9002396A patent/GB2232496B/en not_active Expired - Lifetime
- 1990-02-02 JP JP02022322A patent/JP3101953B2/en not_active Expired - Fee Related
- 1990-06-06 SE SE9002030A patent/SE512452C2/en unknown
- 1990-06-07 IT IT02056690A patent/IT1248750B/en active IP Right Grant
- 1990-06-08 RU SU904830256A patent/RU2084972C1/en not_active IP Right Cessation
- 1990-06-09 CN CN90104915A patent/CN1019243B/en not_active Expired
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0251429A2 (en) * | 1986-03-31 | 1988-01-07 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory |
| EP0253161A1 (en) * | 1986-06-25 | 1988-01-20 | Nec Corporation | Testing circuit for random access memory device |
| EP0314180A2 (en) * | 1987-10-28 | 1989-05-03 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory having a stress test circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| SE9002030L (en) | 1990-12-11 |
| NL9000261A (en) | 1991-01-02 |
| FR2648266B1 (en) | 1993-12-24 |
| JP3101953B2 (en) | 2000-10-23 |
| NL194812C (en) | 2003-03-04 |
| GB2232496A (en) | 1990-12-12 |
| IT9020566A0 (en) | 1990-06-07 |
| NL194812B (en) | 2002-11-01 |
| GB9002396D0 (en) | 1990-04-04 |
| KR910001779A (en) | 1991-01-31 |
| CN1048463A (en) | 1991-01-09 |
| IT9020566A1 (en) | 1991-12-07 |
| IT1248750B (en) | 1995-01-27 |
| FR2648266A1 (en) | 1990-12-14 |
| DE4003132C2 (en) | 1992-06-04 |
| SE512452C2 (en) | 2000-03-20 |
| KR920001080B1 (en) | 1992-02-01 |
| JPH0312100A (en) | 1991-01-21 |
| DE4003132A1 (en) | 1990-12-20 |
| CN1019243B (en) | 1992-11-25 |
| RU2084972C1 (en) | 1997-07-20 |
| SE9002030D0 (en) | 1990-06-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB2235073B (en) | Semiconductor memory device with test circuit | |
| EP0408299A3 (en) | Semiconductor integrated circuit device and test method therefor | |
| KR0142566B1 (en) | Testing method for a semiconductor memory device | |
| GB2216300B (en) | Method and apparatus for testing a mircoprocessor-based device | |
| DE59007516D1 (en) | TEST DEVICE FOR TESTING ELECTRICAL OR ELECTRONIC TESTS. | |
| GB2248706B (en) | A semiconductor memory device comprising a test circuit and a method of operation thereof | |
| GB2248326B (en) | A semiconductor memory device comprising a test circuit and a method of operation thereof | |
| KR900006789A (en) | Test equipment and methods for testing electronic devices and semiconductor devices equipped with test equipment | |
| DE3067437D1 (en) | A method and a device for testing a logic circuit | |
| GB2235555B (en) | Circuits for performing parallel write test in a semiconductor memory device | |
| GB2080551B (en) | Device for testing a circuit comprising sequential and combinatorial parts | |
| KR880700275A (en) | Electronic device testing methods and integrated circuit testers for testing | |
| GB2240412B (en) | A semiconductor memory device and a method for detecting defective memory cells | |
| NO882870D0 (en) | PROCEDURE AND DEVICE FOR MEASURING DEFORMATION IN A TEST. | |
| EP0687916A3 (en) | Method for testing an integrated circuit and integrated circuit device with a test circuit | |
| GB8918829D0 (en) | On chip semiconductor memory arbitrary pattern,parallel test apparatus and method | |
| EP0472938A3 (en) | Method and device for testing and repairing an integrated circuit | |
| GB2232496B (en) | A test circuit for testing a memory device and methods for performing writing and testing in such devices | |
| EP0418525A3 (en) | Device under test interface board and test electronic card interconnection in semiconductor test system | |
| EP0454052A3 (en) | Data processing device with test circuit | |
| GB9012833D0 (en) | Testing a memory device | |
| GB9213630D0 (en) | On chip semiconductor memory arbitrary pattern,parallel test apparatus and method | |
| EP0592878A3 (en) | Method and device for inspecting probe cards for testing integrated circuits. | |
| EP0338455A3 (en) | Method for inspecting memory device and electronic appliance comprising memory device | |
| EP0516364A3 (en) | Semiconductor memory device having burn-in test circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PE20 | Patent expired after termination of 20 years |
Expiry date: 20100201 |