NO965240L - Fremgangsmåte for styring av en faselåst slöyfe, samt faselåst slöyfe - Google Patents

Fremgangsmåte for styring av en faselåst slöyfe, samt faselåst slöyfe

Info

Publication number
NO965240L
NO965240L NO965240A NO965240A NO965240L NO 965240 L NO965240 L NO 965240L NO 965240 A NO965240 A NO 965240A NO 965240 A NO965240 A NO 965240A NO 965240 L NO965240 L NO 965240L
Authority
NO
Norway
Prior art keywords
phase
locked loop
pct
pll
date dec
Prior art date
Application number
NO965240A
Other languages
English (en)
Other versions
NO965240D0 (no
Inventor
Mika Haapanen
Andre Dekker
Original Assignee
Nokia Telecommunications Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Telecommunications Oy filed Critical Nokia Telecommunications Oy
Publication of NO965240D0 publication Critical patent/NO965240D0/no
Publication of NO965240L publication Critical patent/NO965240L/no

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L1/00—Stabilisation of generator output against variations of physical values, e.g. power supply
    • H03L1/02—Stabilisation of generator output against variations of physical values, e.g. power supply against variations of temperature only
    • H03L1/022—Stabilisation of generator output against variations of physical values, e.g. power supply against variations of temperature only by indirect stabilisation, i.e. by generating an electrical correction signal which is a function of the temperature
    • H03L1/026—Stabilisation of generator output against variations of physical values, e.g. power supply against variations of temperature only by indirect stabilisation, i.e. by generating an electrical correction signal which is a function of the temperature by using a memory for digitally storing correction values
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H03L7/0895—Details of the current generators
    • H03L7/0898—Details of the current generators the source or sink current values being variable

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Networks Using Active Elements (AREA)

Abstract

Oppfinnelsen angår en faselåst sløyfe og en fremgangsmåte for styring av en faselåst sløyfe som omfatter en fasekomparator (12), en ladningspumpe (13), et sløyfefilter (14) og en spenningsstyrt oscillator (15), i hvilken fremgangsmåte sløyfen gis informasjon om måleresultatet for utvendig temperatur. For å minimalisere innlåsriingstiden for den faselåste sløyfen på grunn av variasjoner i utvendig temperatur, styres ladningspumpens (13) utgangssignal i fremgangsmåten ifølge oppfinnelsen, av utvendig temperatur og den frekvens som overvåkes.
NO965240A 1994-06-07 1996-12-06 Fremgangsmåte for styring av en faselåst slöyfe, samt faselåst slöyfe NO965240L (no)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI942680A FI98258C (fi) 1994-06-07 1994-06-07 Menetelmä vaihelukitun silmukan ohjaamiseksi ja vaihelukittu silmukka
PCT/FI1995/000320 WO1995034133A1 (en) 1994-06-07 1995-06-05 A method for controlling a phase-locked loop, and a phase-locked loop

Publications (2)

Publication Number Publication Date
NO965240D0 NO965240D0 (no) 1996-12-06
NO965240L true NO965240L (no) 1996-12-06

Family

ID=8540868

Family Applications (1)

Application Number Title Priority Date Filing Date
NO965240A NO965240L (no) 1994-06-07 1996-12-06 Fremgangsmåte for styring av en faselåst slöyfe, samt faselåst slöyfe

Country Status (10)

Country Link
US (1) US5751194A (no)
EP (1) EP0764366B1 (no)
JP (1) JPH10501108A (no)
CN (1) CN1072411C (no)
AT (1) ATE204416T1 (no)
AU (1) AU686390B2 (no)
DE (1) DE69522224T2 (no)
FI (1) FI98258C (no)
NO (1) NO965240L (no)
WO (1) WO1995034133A1 (no)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5740525A (en) * 1996-05-10 1998-04-14 Motorola, Inc. Method and apparatus for temperature compensation of a reference oscillator in a communication device
US6064272A (en) * 1998-07-01 2000-05-16 Conexant Systems, Inc. Phase interpolated fractional-N frequency synthesizer with on-chip tuning
US6990164B2 (en) * 2001-10-01 2006-01-24 Freescale Semiconductor, Inc. Dual steered frequency synthesizer
US6809606B2 (en) * 2002-05-02 2004-10-26 Intel Corporation Voltage ID based frequency control for clock generating circuit
US6885233B2 (en) 2002-05-02 2005-04-26 Intel Corporation Altering operating frequency and voltage set point of a circuit in response to the operating temperature and instantaneous operating voltage of the circuit
US6677789B1 (en) 2002-09-10 2004-01-13 Nokia Corporation Rail-to-rail linear charge pump
US7002417B2 (en) * 2003-03-21 2006-02-21 Nokia Corporation RC and SC filter compensation in a radio transceiver
US20040227578A1 (en) * 2003-05-14 2004-11-18 Miikka Hamalainen Acoustic resonance-based frequency synthesizer using at least one bulk acoustic wave (BAW) or thin film bulk acoustic wave (FBAR) device
CN1937485B (zh) * 2006-10-30 2010-09-08 烽火通信科技股份有限公司 一种高速信号相位控制方法和装置
US8674772B2 (en) * 2011-04-01 2014-03-18 Mediatek Inc. Oscillating signal generator utilized in phase-locked loop and method for controlling the oscillating signal generator

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6017955Y2 (ja) * 1978-06-15 1985-05-31 日本電気株式会社 信号変換回路
US4871979A (en) * 1987-08-03 1989-10-03 Western Digital Corporation Variable frequency system having linear combination of charge pump and voltage controlled oscillator
ATE77185T1 (de) * 1987-09-28 1992-06-15 Siemens Ag Verfahren zur temperaturkompensation eines spannungsgesteuerten quarzoszillators in einem phasenregelkreis.
JPH03157018A (ja) * 1989-08-10 1991-07-05 Mitsubishi Electric Corp 周波数シンセサイザ
EP0840456A3 (en) * 1990-10-22 1999-08-25 NEC Corporation PLL frequency synthesizer capable of changing an output frequency at a high speed
US5216389A (en) * 1992-01-31 1993-06-01 Motorola, Inc. Temperature compensation of a crystal reference using direct digital synthesis
EP0599372B1 (en) * 1992-11-18 1997-04-09 Koninklijke Philips Electronics N.V. PLL with stable phase discriminator
US5304955A (en) * 1992-11-19 1994-04-19 Motorola, Inc. Voltage controlled oscillator operating with digital controlled loads in a phase lock loop
JP2581398B2 (ja) * 1993-07-12 1997-02-12 日本電気株式会社 Ｐｌｌ周波数シンセサイザ

Also Published As

Publication number Publication date
FI942680A (fi) 1995-12-08
CN1152978A (zh) 1997-06-25
ATE204416T1 (de) 2001-09-15
NO965240D0 (no) 1996-12-06
WO1995034133A1 (en) 1995-12-14
DE69522224D1 (de) 2001-09-20
US5751194A (en) 1998-05-12
CN1072411C (zh) 2001-10-03
DE69522224T2 (de) 2002-03-21
JPH10501108A (ja) 1998-01-27
FI98258C (fi) 1997-05-12
EP0764366B1 (en) 2001-08-16
FI98258B (fi) 1997-01-31
AU2617595A (en) 1996-01-04
FI942680A0 (fi) 1994-06-07
AU686390B2 (en) 1998-02-05
EP0764366A1 (en) 1997-03-26

Similar Documents

Publication Publication Date Title
NO965240D0 (no) Fremgangsmåte for styring av en faselåst slöyfe, samt faselåst slöyfe
EP0347737A3 (en) Synchronisation method for a clock generator, especially of a clock generator of a digital telephone exchange
EP0515074B1 (en) Frequency controlled oscillator for high frequency phase-locked loop
MY118540A (en) Crystal oscillator programmable with frequency-defining parameters
BR9905641A (pt) Loop de bloqueio de fase e método decorrente
WO2001086815A3 (en) Method and apparatus for reducing pll lock time
SE9502844D0 (sv) Apparat och sätt för styrning av slingbandbredden för en pll
CA2010265A1 (en) Phase-locked loop apparatus
KR940012854A (ko) 안정된 위상 변별기를 갖는 위상 동기 루프
KR910008969A (ko) 슬립위상 제어위상 동기루프
FI904013A0 (fi) Kompensering av felet i en klockasgaong.
GB2291293A (en) Method of generating a clock signal by means of a phase-locked loop and a phase-locked loop
TWI264876B (en) PLL frequency synthesizer
NZ507555A (en) Phase lock loop frequency synthesis with extended range of fractional divisors
JPS61269421A (ja) 初期位相整合形位相同期ル−プ回路
HK35996A (en) Integratable phase-locked loop
SE9903157D0 (sv) Method and Arrangement for Locking Voltage to a Voltage-Controlled Oscillator
EP1107458A3 (en) System for limiting IF variation in phase locked loops
JPH05327490A (ja) Ｐｌｌ回路
DK224688A (da) Oscillatorindretning til frembringelse af mindst to forskellige frekvenser
JPS5763936A (en) Phase-locked loop
KR950030484A (ko) 피드 포워드(Feed Forward) 제어형 위상 동기 회로
JPS566528A (en) Signal converter
JPS5745730A (en) Phase-locked loop circuit
JPS6429174A (en) Clock generation circuit

Legal Events

Date Code Title Description
FC2A Withdrawal, rejection or dismissal of laid open patent application