NO20014004L - Magnetisk direktelager med et effektivt mottiltak mot stöy - Google Patents
Magnetisk direktelager med et effektivt mottiltak mot stöyInfo
- Publication number
- NO20014004L NO20014004L NO20014004A NO20014004A NO20014004L NO 20014004 L NO20014004 L NO 20014004L NO 20014004 A NO20014004 A NO 20014004A NO 20014004 A NO20014004 A NO 20014004A NO 20014004 L NO20014004 L NO 20014004L
- Authority
- NO
- Norway
- Prior art keywords
- countermeasure against
- against noise
- direct bearing
- effective countermeasure
- magnetic direct
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
- G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y25/00—Nanomagnetism, e.g. magnetoimpedance, anisotropic magnetoresistance, giant magnetoresistance or tunneling magnetoresistance
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F10/00—Thin magnetic films, e.g. of one-domain structure
- H01F10/32—Spin-exchange-coupled multilayers, e.g. nanostructured superlattices
- H01F10/3227—Exchange coupling via one or more magnetisable ultrathin or granular films
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Nanotechnology (AREA)
- Crystallography & Structural Chemistry (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Hall/Mr Elements (AREA)
- Thin Magnetic Films (AREA)
- Mram Or Spin Memory Techniques (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000249452A JP2002064189A (ja) | 2000-08-21 | 2000-08-21 | マグネティック・ランダム・アクセス・メモリ |
Publications (2)
Publication Number | Publication Date |
---|---|
NO20014004D0 NO20014004D0 (no) | 2001-08-16 |
NO20014004L true NO20014004L (no) | 2003-02-24 |
Family
ID=18739188
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NO20014004A NO20014004L (no) | 2000-08-21 | 2001-08-16 | Magnetisk direktelager med et effektivt mottiltak mot stöy |
Country Status (9)
Country | Link |
---|---|
US (1) | US6657246B2 (no) |
EP (1) | EP1182665B1 (no) |
JP (1) | JP2002064189A (no) |
KR (1) | KR20020015293A (no) |
CN (1) | CN1339800A (no) |
DE (1) | DE60101074T2 (no) |
NO (1) | NO20014004L (no) |
SG (1) | SG100748A1 (no) |
TW (1) | TW495969B (no) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6903396B2 (en) * | 2002-04-12 | 2005-06-07 | Micron Technology, Inc. | Control of MTJ tunnel area |
US6936763B2 (en) * | 2002-06-28 | 2005-08-30 | Freescale Semiconductor, Inc. | Magnetic shielding for electronic circuits which include magnetic materials |
US6950577B2 (en) * | 2002-07-01 | 2005-09-27 | Intel Corporation | Waveguide-based Bragg gratings with spectral sidelobe suppression and method thereof |
JP4424298B2 (ja) * | 2005-10-26 | 2010-03-03 | Tdk株式会社 | 電子部品 |
US20090102015A1 (en) * | 2007-10-17 | 2009-04-23 | Ulrich Klostermann | Integrated Circuit, Memory Cell Array, Memory Cell, Memory Module, Method of Operating an Integrated Circuit, and Method of Manufacturing an Integrated Circuit |
DE102007049786A1 (de) * | 2007-10-17 | 2009-04-23 | Qimonda Ag | Integrierte Schaltung, Speicherzellenarray, Speicherzelle, Verfahren zum Betreiben einer integrierten Schaltung, sowie Verfahren zum Herstellen einer integrierten Schaltung |
KR102354370B1 (ko) | 2015-04-29 | 2022-01-21 | 삼성전자주식회사 | 쉴딩 구조물을 포함하는 자기 저항 칩 패키지 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FI117224B (fi) | 1994-01-20 | 2006-07-31 | Nec Tokin Corp | Sähkömagneettinen häiriönpoistokappale, ja sitä soveltavat elektroninen laite ja hybridimikropiirielementti |
WO1995031826A1 (en) * | 1994-05-17 | 1995-11-23 | Olin Corporation | Electronic packages with improved electrical performance |
JPH0935927A (ja) | 1995-07-20 | 1997-02-07 | Tokin Corp | 複合磁性体及びそれを用いた電磁干渉抑制体 |
US5741435A (en) * | 1995-08-08 | 1998-04-21 | Nano Systems, Inc. | Magnetic memory having shape anisotropic magnetic elements |
EP0831501B1 (en) * | 1996-03-18 | 2002-07-03 | Seiko Epson Corporation | Process for producing rare earth bond magnet |
JPH10163400A (ja) * | 1996-11-28 | 1998-06-19 | Nitto Denko Corp | 半導体装置及びそれに用いる2層リードフレーム |
US5902690A (en) | 1997-02-25 | 1999-05-11 | Motorola, Inc. | Stray magnetic shielding for a non-volatile MRAM |
JPH10307902A (ja) | 1997-05-01 | 1998-11-17 | Tokin Corp | Icカードのための保護具及び保護方法 |
JP2001291989A (ja) * | 2000-04-04 | 2001-10-19 | Tokin Corp | 金属筐体を備えた電子部品 |
US6653573B2 (en) * | 2000-04-04 | 2003-11-25 | Nec Tokin Corporation | Wiring board comprising granular magnetic film |
-
2000
- 2000-08-21 JP JP2000249452A patent/JP2002064189A/ja active Pending
-
2001
- 2001-08-10 US US09/927,974 patent/US6657246B2/en not_active Expired - Fee Related
- 2001-08-16 NO NO20014004A patent/NO20014004L/no unknown
- 2001-08-16 TW TW090120078A patent/TW495969B/zh not_active IP Right Cessation
- 2001-08-17 DE DE60101074T patent/DE60101074T2/de not_active Expired - Fee Related
- 2001-08-17 EP EP01119925A patent/EP1182665B1/en not_active Expired - Lifetime
- 2001-08-18 SG SG200105075A patent/SG100748A1/en unknown
- 2001-08-21 CN CN01125743A patent/CN1339800A/zh active Pending
- 2001-08-21 KR KR1020010050200A patent/KR20020015293A/ko not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
EP1182665A3 (en) | 2002-03-06 |
CN1339800A (zh) | 2002-03-13 |
KR20020015293A (ko) | 2002-02-27 |
NO20014004D0 (no) | 2001-08-16 |
EP1182665B1 (en) | 2003-10-29 |
US20020020865A1 (en) | 2002-02-21 |
JP2002064189A (ja) | 2002-02-28 |
TW495969B (en) | 2002-07-21 |
DE60101074T2 (de) | 2004-07-15 |
SG100748A1 (en) | 2003-12-26 |
EP1182665A2 (en) | 2002-02-27 |
DE60101074D1 (de) | 2003-12-04 |
US6657246B2 (en) | 2003-12-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE59910725D1 (de) | Magnetische Lagervorrichtung | |
DE60024942D1 (de) | Magnetlager | |
DE69904168D1 (de) | Magnetfeldfühler | |
DE60036628D1 (de) | Magnetischer sensor | |
DE60109626D1 (de) | Katheterschaftanordnung | |
DE60038383D1 (de) | Magnetischer sensor | |
DE60042253D1 (de) | Steuerbares magnetlager | |
DE60037521D1 (de) | Magnetischer sensor | |
DE69924556D1 (de) | Magnetlager | |
DE69912533D1 (de) | Magnetische Befestigungsvorrichtung | |
FR2798786B1 (fr) | Structure de rotor magnetique | |
DE69934868D1 (de) | Magnetischer mehrschichtsensor | |
DE69943382D1 (de) | Magnetisches drucklager | |
DE60037522D1 (de) | Magnetischer sensor | |
DE60115972D1 (de) | Magnetlager und Lüftereinheit | |
DE50005093D1 (de) | Linearwälzlager | |
ID27258A (id) | Motor tanpa gesekan | |
DE69938551D1 (de) | Integrierender magnetischer sensor | |
DE60118778D1 (de) | Magnetbetätigter reibungsdämpfer | |
DE50113261D1 (de) | Linearwälzlager | |
NO20014004L (no) | Magnetisk direktelager med et effektivt mottiltak mot stöy | |
DE60026570D1 (de) | Geräuschunterdrücker | |
DE59811023D1 (de) | Magnetfeldsensor | |
DE69943403D1 (de) | Magnetische Platteneinheit | |
DE59914772D1 (de) | Dauermagneterregter kleinmotor |