NL9100620A - Redundante middelen voor een halfgeleidergeheugeninrichting en daarop betrekking hebbende werkwijze. - Google Patents
Redundante middelen voor een halfgeleidergeheugeninrichting en daarop betrekking hebbende werkwijze. Download PDFInfo
- Publication number
- NL9100620A NL9100620A NL9100620A NL9100620A NL9100620A NL 9100620 A NL9100620 A NL 9100620A NL 9100620 A NL9100620 A NL 9100620A NL 9100620 A NL9100620 A NL 9100620A NL 9100620 A NL9100620 A NL 9100620A
- Authority
- NL
- Netherlands
- Prior art keywords
- redundant
- cells
- series
- signal
- control signal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
- G11C29/808—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout using a flexible replacement scheme
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/781—Masking faults in memories by using spares or by reconfiguring using programmable devices combined in a redundant decoder
Landscapes
- Dram (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Semiconductor Memories (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019900021502A KR940008208B1 (ko) | 1990-12-22 | 1990-12-22 | 반도체 메모리장치의 리던던트 장치 및 방법 |
KR900021502 | 1990-12-22 |
Publications (1)
Publication Number | Publication Date |
---|---|
NL9100620A true NL9100620A (nl) | 1992-07-16 |
Family
ID=19308222
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NL9100620A NL9100620A (nl) | 1990-12-22 | 1991-04-09 | Redundante middelen voor een halfgeleidergeheugeninrichting en daarop betrekking hebbende werkwijze. |
Country Status (9)
Country | Link |
---|---|
US (1) | US5255234A (zh) |
JP (1) | JPH076598A (zh) |
KR (1) | KR940008208B1 (zh) |
CN (1) | CN1023266C (zh) |
DE (1) | DE4111708A1 (zh) |
FR (1) | FR2670943B1 (zh) |
GB (1) | GB2251101B (zh) |
IT (1) | IT1244971B (zh) |
NL (1) | NL9100620A (zh) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR950001837B1 (ko) * | 1992-07-13 | 1995-03-03 | 삼성전자주식회사 | 퓨우즈 박스를 공유하는 로우 리던던시 회로 |
US5557618A (en) * | 1993-01-19 | 1996-09-17 | Tektronix, Inc. | Signal sampling circuit with redundancy |
JP3257860B2 (ja) * | 1993-05-17 | 2002-02-18 | 株式会社日立製作所 | 半導体メモリ装置 |
KR100333026B1 (ko) * | 1994-10-19 | 2002-10-19 | 마이크론 테크놀로지, 인크. | 부분양호메모리집적회로로부터이용가능부분을효과적으로얻기위한방법 |
KR0140177B1 (ko) * | 1994-12-29 | 1998-07-15 | 김광호 | 반도체메모리소자의 메모리셀어레이의 배열방법 |
JP3036411B2 (ja) * | 1995-10-18 | 2000-04-24 | 日本電気株式会社 | 半導体記憶集積回路装置 |
US5946257A (en) | 1996-07-24 | 1999-08-31 | Micron Technology, Inc. | Selective power distribution circuit for an integrated circuit |
US5970013A (en) * | 1998-02-26 | 1999-10-19 | Lucent Technologies Inc. | Adaptive addressable circuit redundancy method and apparatus with broadcast write |
US6011733A (en) * | 1998-02-26 | 2000-01-04 | Lucent Technologies Inc. | Adaptive addressable circuit redundancy method and apparatus |
US6438672B1 (en) | 1999-06-03 | 2002-08-20 | Agere Systems Guardian Corp. | Memory aliasing method and apparatus |
US6188624B1 (en) * | 1999-07-12 | 2001-02-13 | Winbond Electronics Corporation | Low latency memory sensing circuits |
US7095642B1 (en) * | 2003-03-27 | 2006-08-22 | Cypress Semiconductor Corporation | Method and circuit for reducing defect current from array element failures in random access memories |
EP1717818B1 (en) * | 2004-02-20 | 2017-01-18 | Cypress Semiconductor Corporation | Semiconductor storage device and redundancy method for semiconductor storage device |
WO2005081261A1 (ja) * | 2004-02-20 | 2005-09-01 | Spansion Llc | 半導体記憶装置および半導体記憶装置の冗長制御方法 |
US8072834B2 (en) | 2005-08-25 | 2011-12-06 | Cypress Semiconductor Corporation | Line driver circuit and method with standby mode of operation |
JP4781783B2 (ja) * | 2005-10-31 | 2011-09-28 | エルピーダメモリ株式会社 | 半導体記憶装置 |
KR100675299B1 (ko) * | 2006-02-15 | 2007-01-29 | 삼성전자주식회사 | 반도체 메모리 장치 및 이 장치의 데이터 라이트 및 리드방법 |
US7505319B2 (en) * | 2007-01-31 | 2009-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for high efficiency redundancy scheme for multi-segment SRAM |
US20110134707A1 (en) * | 2007-11-02 | 2011-06-09 | Saeng Hwan Kim | Block isolation control circuit |
JP5539916B2 (ja) | 2011-03-04 | 2014-07-02 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US9478316B1 (en) * | 2016-01-08 | 2016-10-25 | SK Hynix Inc. | Memory device |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4228528B2 (en) * | 1979-02-09 | 1992-10-06 | Memory with redundant rows and columns | |
JPS563499A (en) * | 1979-06-25 | 1981-01-14 | Fujitsu Ltd | Semiconductor memory device |
US4281398A (en) * | 1980-02-12 | 1981-07-28 | Mostek Corporation | Block redundancy for memory array |
US4389715A (en) * | 1980-10-06 | 1983-06-21 | Inmos Corporation | Redundancy scheme for a dynamic RAM |
JPS6141186A (ja) * | 1984-08-01 | 1986-02-27 | 松下電器産業株式会社 | カラ−デ−タ同時書込み装置 |
ES8708009A1 (es) * | 1984-11-07 | 1987-09-01 | Procter & Gamble | Un metodo para preparar una composicion detergente liquida |
JPS6226695A (ja) * | 1985-07-26 | 1987-02-04 | Nec Corp | 半導体メモリ |
JP2590897B2 (ja) * | 1987-07-20 | 1997-03-12 | 日本電気株式会社 | 半導体メモリ |
JPH01119995A (ja) * | 1987-11-02 | 1989-05-12 | Toshiba Corp | 半導体メモリ |
US4807191A (en) * | 1988-01-04 | 1989-02-21 | Motorola, Inc. | Redundancy for a block-architecture memory |
US5022006A (en) * | 1988-04-01 | 1991-06-04 | International Business Machines Corporation | Semiconductor memory having bit lines with isolation circuits connected between redundant and normal memory cells |
FR2644924A1 (fr) * | 1989-03-23 | 1990-09-28 | Sgs Thomson Microelectronics | Circuit de selection d'une colonne redondante dans une memoire integree avec redondance de colonnes de donnees |
-
1990
- 1990-12-22 KR KR1019900021502A patent/KR940008208B1/ko not_active IP Right Cessation
-
1991
- 1991-03-25 US US07/674,387 patent/US5255234A/en not_active Expired - Lifetime
- 1991-04-02 FR FR9103948A patent/FR2670943B1/fr not_active Expired - Lifetime
- 1991-04-09 NL NL9100620A patent/NL9100620A/nl not_active Application Discontinuation
- 1991-04-10 DE DE4111708A patent/DE4111708A1/de active Granted
- 1991-04-10 IT ITRM910243A patent/IT1244971B/it active IP Right Grant
- 1991-04-10 GB GB9107618A patent/GB2251101B/en not_active Expired - Lifetime
- 1991-04-10 CN CN91102517A patent/CN1023266C/zh not_active Expired - Lifetime
- 1991-11-22 JP JP3307539A patent/JPH076598A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
GB2251101B (en) | 1995-03-22 |
CN1062613A (zh) | 1992-07-08 |
GB9107618D0 (en) | 1991-05-29 |
ITRM910243A1 (it) | 1992-10-10 |
DE4111708C2 (zh) | 1993-04-22 |
IT1244971B (it) | 1994-09-13 |
ITRM910243A0 (it) | 1991-04-10 |
KR920013470A (ko) | 1992-07-29 |
CN1023266C (zh) | 1993-12-22 |
DE4111708A1 (de) | 1992-07-02 |
US5255234A (en) | 1993-10-19 |
JPH076598A (ja) | 1995-01-10 |
GB2251101A (en) | 1992-06-24 |
FR2670943A1 (fr) | 1992-06-26 |
FR2670943B1 (fr) | 1994-05-13 |
KR940008208B1 (ko) | 1994-09-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NL9100620A (nl) | Redundante middelen voor een halfgeleidergeheugeninrichting en daarop betrekking hebbende werkwijze. | |
JP2555252B2 (ja) | 半導体メモリ装置 | |
US5349556A (en) | Row redundancy circuit sharing a fuse box | |
US6798703B2 (en) | Semiconductor memory device having improved replacement efficiency of defective word lines by redundancy word lines | |
US5359560A (en) | Semiconductor memory device having improved redundancy efficiency | |
US6317355B1 (en) | Nonvolatile ferroelectric memory device with column redundancy circuit and method for relieving failed address thereof | |
US20050157572A1 (en) | Semiconductor memory having a defective memory cell relieving circuit | |
JPH0644796A (ja) | 列冗長性と局所的に配置された列冗長性制御信号とを持つメモリ | |
US6055196A (en) | Semiconductor device with increased replacement efficiency by redundant memory cell arrays | |
US5930183A (en) | Semiconductor memory device | |
US6751137B2 (en) | Column repair circuit in ferroelectric memory | |
US20100302833A1 (en) | Semiconductor device having nonvolatile memory element and manufacturing method thereof | |
US6992911B2 (en) | Semiconductor memory device | |
US5315551A (en) | Semiconductor memory device with precharging voltage level unchanged by defective memory cell | |
CA2223222C (en) | Data-bit redundancy for semiconductor memories | |
US6809972B2 (en) | Circuit technique for column redundancy fuse latches | |
JP4641726B2 (ja) | 半導体記憶装置 | |
JP3952259B2 (ja) | 半導体メモリ装置の欠陥アドレス貯蔵回路 | |
US6320799B1 (en) | Semiconductor memory with a decoder circuit having a redundancy relief function | |
US7117400B2 (en) | Memory device with data line steering and bitline redundancy | |
KR100421342B1 (ko) | 반도체 디바이스 및 회로 소자의 전기적 액세스 방법 | |
US20070189083A1 (en) | Semiconductor memory device comprising two rows of pads | |
KR100575289B1 (ko) | 체인 메모리 아키텍처에서의 리던던시 | |
US6680857B2 (en) | Unit-architecture with implemented limited bank-column-select repairability | |
KR20050117722A (ko) | 트위스트 비트라인 구조를 갖는 메모리 장치의 리던던시회로 및 불량 셀 구제 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A1A | A request for search or an international-type search has been filed | ||
BB | A search report has been drawn up | ||
BC | A request for examination has been filed | ||
BV | The patent application has lapsed |