NL8202302A - Informatie-geheugeninrichting. - Google Patents

Informatie-geheugeninrichting. Download PDF

Info

Publication number
NL8202302A
NL8202302A NL8202302A NL8202302A NL8202302A NL 8202302 A NL8202302 A NL 8202302A NL 8202302 A NL8202302 A NL 8202302A NL 8202302 A NL8202302 A NL 8202302A NL 8202302 A NL8202302 A NL 8202302A
Authority
NL
Netherlands
Prior art keywords
information
address information
control signal
memory device
memory
Prior art date
Application number
NL8202302A
Other languages
English (en)
Dutch (nl)
Original Assignee
Nippon Telegraph & Telephone
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph & Telephone filed Critical Nippon Telegraph & Telephone
Publication of NL8202302A publication Critical patent/NL8202302A/nl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/78—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor
    • G06F7/785—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using a RAM
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/06—Address interface arrangements, e.g. address buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/08—Time only switching

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Static Random-Access Memory (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Memory System (AREA)
NL8202302A 1981-06-09 1982-06-08 Informatie-geheugeninrichting. NL8202302A (nl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP56088375A JPS57203276A (en) 1981-06-09 1981-06-09 Information storage device
JP8837581 1981-06-09

Publications (1)

Publication Number Publication Date
NL8202302A true NL8202302A (nl) 1983-01-03

Family

ID=13941040

Family Applications (1)

Application Number Title Priority Date Filing Date
NL8202302A NL8202302A (nl) 1981-06-09 1982-06-08 Informatie-geheugeninrichting.

Country Status (8)

Country Link
US (1) US4564926A (US20020095090A1-20020718-M00002.png)
JP (1) JPS57203276A (US20020095090A1-20020718-M00002.png)
CA (1) CA1188425A (US20020095090A1-20020718-M00002.png)
DE (1) DE3221872A1 (US20020095090A1-20020718-M00002.png)
FR (1) FR2507372B1 (US20020095090A1-20020718-M00002.png)
GB (1) GB2101372B (US20020095090A1-20020718-M00002.png)
NL (1) NL8202302A (US20020095090A1-20020718-M00002.png)
SE (1) SE451914B (US20020095090A1-20020718-M00002.png)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58137391A (ja) * 1982-02-10 1983-08-15 Fujitsu Ltd 時間スイツチ回路
JPS59180871A (ja) * 1983-03-31 1984-10-15 Fujitsu Ltd 半導体メモリ装置
GB2138230B (en) * 1983-04-12 1986-12-03 Sony Corp Dynamic random access memory arrangements
FR2554952B1 (fr) * 1983-11-15 1989-04-28 Telecommunications Sa Procede et systeme d'adressage pour memoire dynamique
JPH0642263B2 (ja) * 1984-11-26 1994-06-01 株式会社日立製作所 デ−タ処理装置
US4742474A (en) * 1985-04-05 1988-05-03 Tektronix, Inc. Variable access frame buffer memory
US4685084A (en) * 1985-06-07 1987-08-04 Intel Corporation Apparatus for selecting alternate addressing mode and read-only memory
US4815033A (en) * 1985-12-10 1989-03-21 Advanced Micro Devices, Inc. Method and apparatus for accessing a color palette synchronously during refreshing of a monitor and asynchronously during updating of the palette
JPH0779514B2 (ja) * 1986-01-24 1995-08-23 日本電気株式会社 時分割時間スイツチ制御方式
US4949301A (en) * 1986-03-06 1990-08-14 Advanced Micro Devices, Inc. Improved pointer FIFO controller for converting a standard RAM into a simulated dual FIFO by controlling the RAM's address inputs
US5133062A (en) * 1986-03-06 1992-07-21 Advanced Micro Devices, Inc. RAM buffer controller for providing simulated first-in-first-out (FIFO) buffers in a random access memory
JPH0221490A (ja) * 1988-07-07 1990-01-24 Oki Electric Ind Co Ltd ダイナミック・ランダム・アクセス・メモリ
US5005157A (en) * 1989-11-13 1991-04-02 Chips & Technologies, Inc. Apparatus for selectively providing RAS signals or RAS timing and coded RAS address signals
US5923604A (en) * 1997-12-23 1999-07-13 Micron Technology, Inc. Method and apparatus for anticipatory selection of external or internal addresses in a synchronous memory device
TW430815B (en) * 1998-06-03 2001-04-21 Fujitsu Ltd Semiconductor integrated circuit memory and, bus control method
US7917825B2 (en) * 2006-12-15 2011-03-29 Joo-Sang Lee Method and apparatus for selectively utilizing information within a semiconductor device
CN107979127B (zh) * 2017-11-21 2021-11-02 深圳艾斯特创新科技有限公司 一种基于单线通信的智能电池实现多电池并联通信的方案

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3638199A (en) * 1969-12-19 1972-01-25 Ibm Data-processing system with a storage having a plurality of simultaneously accessible locations
US3798617A (en) * 1970-11-04 1974-03-19 Gen Instrument Corp Permanent storage memory and means for addressing
GB1458526A (en) * 1973-07-26 1976-12-15 Gen Electric Co Ltd Telecommunications switching networks
US3956593B2 (en) * 1974-10-15 1993-05-25 Time space time(tst)switch with combined and distributed state store and control store
FR2341999A1 (fr) * 1976-02-17 1977-09-16 Thomson Csf Matrice temporelle symetrique, et autocommutateur muni d'une telle matrice
US4099256A (en) * 1976-11-16 1978-07-04 Bell Telephone Laboratories, Incorporated Method and apparatus for establishing, reading, and rapidly clearing a translation table memory
US4207618A (en) * 1978-06-26 1980-06-10 Texas Instruments Incorporated On-chip refresh for dynamic memory
FR2447660A1 (fr) * 1979-01-26 1980-08-22 Cit Alcatel Dispositif commande de repartition de trafic pour un reseau de commutation temporelle
US4347589A (en) * 1979-05-15 1982-08-31 Mostek Corporation Refresh counter test
DE3009872C2 (de) * 1980-03-14 1984-05-30 Siemens AG, 1000 Berlin und 8000 München Verfahren zum Regenerieren von in einem dynamischen MOS-Speicher gespeicherten Daten unter Berücksichtigung von Schreib- und Lesezyklen und Schaltungsanordnung zur Durchführung des Verfahrens
JPS57212677A (en) * 1981-06-24 1982-12-27 Nec Corp Storage element

Also Published As

Publication number Publication date
CA1188425A (en) 1985-06-04
JPS57203276A (en) 1982-12-13
US4564926A (en) 1986-01-14
DE3221872A1 (de) 1983-03-03
GB2101372A (en) 1983-01-12
GB2101372B (en) 1985-03-27
SE8203553L (sv) 1982-12-10
FR2507372B1 (fr) 1987-04-24
DE3221872C2 (US20020095090A1-20020718-M00002.png) 1987-02-19
FR2507372A1 (fr) 1982-12-10
SE451914B (sv) 1987-11-02

Similar Documents

Publication Publication Date Title
NL8202302A (nl) Informatie-geheugeninrichting.
US5511033A (en) Hidden self-refresh method and apparatus for synchronous dynamic random access memory
EP0045063A2 (en) Memory device
US4445204A (en) Memory device
JPH10302462A (ja) 半導体記憶装置
KR930017025A (ko) 멀티시리얼 액세스 메모리
US4691302A (en) Circuit arrangement comprising a matrix-shaped memory arrangement for variably adjustable delay of digital signals
US5416746A (en) Memory circuit for alternately accessing data within a period of address data
KR960015230A (ko) 반도체 기억 장치
US4034301A (en) Memory device with shift register usable as dynamic or static shift register
US4890262A (en) Semiconductor memory with built-in defective bit relief circuit
EP0162234A2 (en) Memory device
KR100228455B1 (ko) 반도체 메모리 회로
US4734888A (en) Circuit arrangement comprising a matrix shaped memory arrangement for variably adjustable time delay of digital signals
SU1163357A1 (ru) Буферное запоминающее устройство
JP3183167B2 (ja) 半導体記憶装置
SU1010731A1 (ru) Счетное устройство,сохран ющее информацию при отключении питани
KR100205589B1 (ko) 타임스위치의 메모리 억세스회로
SU378832A1 (ru) Устройство ввода информации
KR100214537B1 (ko) 반도체 메모리의 컬럼 디코더회로
KR940008480B1 (ko) 복수개의 램 억세스 채널제어 시스템
RU2108659C1 (ru) Цифровая регулируемая линия задержки
SU1541755A1 (ru) Реверсивный распределитель импульсов дл управлени @ -фазным шаговым электродвигателем
SU1388951A1 (ru) Буферное запоминающее устройство
US20020129219A1 (en) Method and device for sequential readout of a memory with address jump

Legal Events

Date Code Title Description
A1A A request for search or an international-type search has been filed
BB A search report has been drawn up
A85 Still pending on 85-01-01
CNR Transfer of rights (patent application after its laying open for public inspection)

Free format text: NIPPON TELEGRAPH AND TELEPHONE CORPORATION

BC A request for examination has been filed
BN A decision not to publish the application has become irrevocable