NL7908534A - Werkwijze voor het vervaardigen van een mos-inrichting met zelf-uitgerichte contacten. - Google Patents

Werkwijze voor het vervaardigen van een mos-inrichting met zelf-uitgerichte contacten. Download PDF

Info

Publication number
NL7908534A
NL7908534A NL7908534A NL7908534A NL7908534A NL 7908534 A NL7908534 A NL 7908534A NL 7908534 A NL7908534 A NL 7908534A NL 7908534 A NL7908534 A NL 7908534A NL 7908534 A NL7908534 A NL 7908534A
Authority
NL
Netherlands
Prior art keywords
layer
source
gate
drain regions
gate electrodes
Prior art date
Application number
NL7908534A
Other languages
English (en)
Dutch (nl)
Original Assignee
American Micro Syst
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by American Micro Syst filed Critical American Micro Syst
Publication of NL7908534A publication Critical patent/NL7908534A/nl

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
    • H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B20/00—Read-only memory [ROM] devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
NL7908534A 1979-01-08 1979-11-23 Werkwijze voor het vervaardigen van een mos-inrichting met zelf-uitgerichte contacten. NL7908534A (nl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US184079A 1979-01-08 1979-01-08
US184079 1979-01-08

Publications (1)

Publication Number Publication Date
NL7908534A true NL7908534A (nl) 1980-07-10

Family

ID=21698078

Family Applications (1)

Application Number Title Priority Date Filing Date
NL7908534A NL7908534A (nl) 1979-01-08 1979-11-23 Werkwijze voor het vervaardigen van een mos-inrichting met zelf-uitgerichte contacten.

Country Status (7)

Country Link
JP (1) JPS5593271A (de)
CA (1) CA1131796A (de)
DE (1) DE3000121A1 (de)
FR (1) FR2446011A1 (de)
GB (1) GB2040564A (de)
IT (1) IT8019078A0 (de)
NL (1) NL7908534A (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4455737A (en) * 1978-05-26 1984-06-26 Rockwell International Corporation Process for and structure of high density VLSI circuits, having self-aligned gates and contacts for FET devices and conducting lines
US4506437A (en) * 1978-05-26 1985-03-26 Rockwell International Corporation Process for and structure of high density VLSI circuits, having self-aligned gates and contacts for FET devices and conducting lines
US4409722A (en) * 1980-08-29 1983-10-18 International Business Machines Corporation Borderless diffusion contact process and structure
US4341009A (en) * 1980-12-05 1982-07-27 International Business Machines Corporation Method for making an electrical contact to a silicon substrate through a relatively thin layer of silicon dioxide on the surface of the substrate
JPS57113289A (en) * 1980-12-30 1982-07-14 Fujitsu Ltd Semiconductor device and its manufacture
US4517729A (en) * 1981-07-27 1985-05-21 American Microsystems, Incorporated Method for fabricating MOS device with self-aligned contacts
US4686000A (en) * 1985-04-02 1987-08-11 Heath Barbara A Self-aligned contact process
JPS63207171A (ja) * 1987-02-24 1988-08-26 Nippon Telegr & Teleph Corp <Ntt> 半導体メモリ装置及びその製造方法
US5159353A (en) * 1991-07-02 1992-10-27 Hewlett-Packard Company Thermal inkjet printhead structure and method for making the same
KR100377833B1 (ko) * 2001-06-19 2003-03-29 삼성전자주식회사 보더리스 콘택 구조를 갖는 반도체 장치 및 그 제조방법

Also Published As

Publication number Publication date
DE3000121A1 (de) 1980-07-17
IT8019078A0 (it) 1980-01-08
GB2040564A (en) 1980-08-28
JPS5593271A (en) 1980-07-15
CA1131796A (en) 1982-09-14
FR2446011A1 (fr) 1980-08-01
FR2446011B3 (de) 1981-11-06

Similar Documents

Publication Publication Date Title
NL8303138A (nl) Werkwijze voor het vervaardigen van mos-inrichtingen met zelf-uitgerichte contacten en dergelijke mos-inrichtingen.
US4466172A (en) Method for fabricating MOS device with self-aligned contacts
US6656791B2 (en) Semiconductor integrated circuit with resistor and method for fabricating thereof
US4984055A (en) Semiconductor device having a plurality of conductive layers and manufacturing method therefor
US5899722A (en) Method of forming dual spacer for self aligned contact integration
US5994745A (en) ROM device having shaped gate electrodes and corresponding code implants
EP0469367A1 (de) Verfahren zur Erzeugung selbstjustierender, nichtgemusterter Kontaktfläschen und Schichtkondensatoren unter Verwendung dieses Verfahrens
JP2749750B2 (ja) 集積回路チップの製造方法
NL7908534A (nl) Werkwijze voor het vervaardigen van een mos-inrichting met zelf-uitgerichte contacten.
US4818725A (en) Technique for forming planarized gate structure
US5619063A (en) Edgeless, self-aligned, differential oxidation enhanced and difusion-controlled minimum-geometry antifuse and method of fabrication
US4365405A (en) Method of late programming read only memory devices
US4364165A (en) Late programming using a silicon nitride interlayer
US4729969A (en) Method for forming silicide electrode in semiconductor device
US5525533A (en) Method of making a low voltage coefficient capacitor
US5705441A (en) Ion implant silicon nitride mask for a silicide free contact region in a self aligned silicide process
US6040209A (en) Semiconductor memory device and method of forming transistors in a peripheral circuit of the semiconductor memory device
US4499653A (en) Small dimension field effect transistor using phosphorous doped silicon glass reflow process
US6444404B1 (en) Method of fabricating ESD protection device by using the same photolithographic mask for both the ESD implantation and the silicide blocking regions
KR100463203B1 (ko) 활성 영역을 구비하는 반도체 소자
JPH02177470A (ja) 半導体装置
JPS59113669A (ja) 半導体素子
KR100630651B1 (ko) 반도체 장치 및 그 제조 방법
KR20000076942A (ko) 반도체 구조 및 그 제조 방법
JP4068441B2 (ja) 半導体装置のキャパシタ構造体及びその形成方法

Legal Events

Date Code Title Description
A85 Still pending on 85-01-01
BV The patent application has lapsed