MX2018009641A - Método de comunicación y dispositivo de comunicación. - Google Patents
Método de comunicación y dispositivo de comunicación.Info
- Publication number
- MX2018009641A MX2018009641A MX2018009641A MX2018009641A MX2018009641A MX 2018009641 A MX2018009641 A MX 2018009641A MX 2018009641 A MX2018009641 A MX 2018009641A MX 2018009641 A MX2018009641 A MX 2018009641A MX 2018009641 A MX2018009641 A MX 2018009641A
- Authority
- MX
- Mexico
- Prior art keywords
- cyclic
- code word
- parity check
- communication
- quasi
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
- H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1191—Codes on graphs other than LDPC codes
- H03M13/1194—Repeat-accumulate [RA] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/19—Single error correction without using particular properties of the cyclic codes, e.g. Hamming codes, extended or generalised Hamming codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
- H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2778—Interleaver using block-wise interleaving, e.g. the interleaving matrix is sub-divided into sub-matrices and the permutation is performed in blocks of sub-matrices
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
- H04L1/0058—Block-coded modulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0071—Use of interleaving
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
- H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
- H04L27/3405—Modifications of the signal space to increase the efficiency of transmission, e.g. reduction of the bit error rate, bandwidth, or average power
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
- H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
Abstract
En un método de comunicación de acuerdo con una modalidad de la presente invención es una contraseña, la cual se genera con base en los códigos de comprobación de paridad casi cíclicos que incluyen códigos de comprobación de paridad de baja densidad casi cíclicos de repetición-acumulación, se sujeta a una permutación de bloques cíclicos en donde el orden de los bloques cíclicos en esta contraseña se reorganiza, y cada bit de la contraseña que se ha sometido a la permutación de bloques cíclicos se correlaciona con un punto de constelación de una constelación no uniforme, mejorando de ese modo el desempeño de recepción.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP14169535.3A EP2947836A1 (en) | 2014-05-22 | 2014-05-22 | Cyclic-block permutations for 1D-4096-QAM with quasi-cyclic LDPC codes and code rates 6/15, 7/15, and 8/15 |
JP2015090218A JP6423309B2 (ja) | 2014-05-22 | 2015-04-27 | 通信方法 |
PCT/JP2015/002504 WO2015178011A1 (ja) | 2014-05-22 | 2015-05-19 | 通信方法および通信装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
MX2018009641A true MX2018009641A (es) | 2021-10-26 |
Family
ID=54553692
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX2018009641A MX2018009641A (es) | 2014-05-22 | 2015-05-19 | Método de comunicación y dispositivo de comunicación. |
Country Status (5)
Country | Link |
---|---|
US (1) | US11916665B2 (es) |
EP (1) | EP4113925B1 (es) |
KR (5) | KR102552235B1 (es) |
MX (1) | MX2018009641A (es) |
WO (1) | WO2015178011A1 (es) |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2552043Y2 (ja) | 1991-01-17 | 1997-10-27 | 日信工業 株式会社 | 負圧ブースタ |
EP2134051A1 (en) * | 2008-06-13 | 2009-12-16 | THOMSON Licensing | An adaptive QAM transmission scheme for improving performance on an AWGN channel |
EP2525495A1 (en) * | 2011-05-18 | 2012-11-21 | Panasonic Corporation | Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes |
EP2552043A1 (en) * | 2011-07-25 | 2013-01-30 | Panasonic Corporation | Spatial multiplexing for bit-interleaved coding and modulation with quasi-cyclic LDPC codes |
KR101246460B1 (ko) * | 2011-07-28 | 2013-03-21 | 현대제철 주식회사 | 턴디쉬의 침지 노즐용 예열 장치 |
EP2560311A1 (en) * | 2011-08-17 | 2013-02-20 | Panasonic Corporation | Cyclic-block permutations for spatial multiplexing with quasi-cyclic LDPC codes |
EP2690790A1 (en) * | 2012-07-27 | 2014-01-29 | Panasonic Corporation | Bit interleaving for rotated constellations with quasi-cyclic LDPC codes |
CN105556855A (zh) | 2013-09-26 | 2016-05-04 | 索尼公司 | 数据处理装置和数据处理方法 |
EP2947836A1 (en) * | 2014-05-22 | 2015-11-25 | Panasonic Corporation | Cyclic-block permutations for 1D-4096-QAM with quasi-cyclic LDPC codes and code rates 6/15, 7/15, and 8/15 |
KR102552043B1 (ko) | 2021-10-28 | 2023-07-06 | 강길영 | 전방향성 rf 방향탐지 및 지향성 레이더 탐지를 조합 사용하여 침입 드론의 위치를 측정 및 교란하기 위한 시스템 및 방법 |
-
2015
- 2015-05-19 EP EP22187290.6A patent/EP4113925B1/en active Active
- 2015-05-19 KR KR1020227016025A patent/KR102552235B1/ko active IP Right Grant
- 2015-05-19 KR KR1020217015429A patent/KR102336457B1/ko active IP Right Grant
- 2015-05-19 KR KR1020247009709A patent/KR20240046271A/ko active Application Filing
- 2015-05-19 WO PCT/JP2015/002504 patent/WO2015178011A1/ja active Application Filing
- 2015-05-19 MX MX2018009641A patent/MX2018009641A/es unknown
- 2015-05-19 KR KR1020237022424A patent/KR102652135B1/ko active IP Right Grant
- 2015-05-19 KR KR1020217039457A patent/KR102400538B1/ko active IP Right Grant
-
2022
- 2022-05-13 US US17/743,783 patent/US11916665B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
KR20210149247A (ko) | 2021-12-08 |
KR20220070043A (ko) | 2022-05-27 |
WO2015178011A1 (ja) | 2015-11-26 |
EP4113925A1 (en) | 2023-01-04 |
US20220278770A1 (en) | 2022-09-01 |
KR20240046271A (ko) | 2024-04-08 |
KR102400538B1 (ko) | 2022-05-23 |
KR20210062103A (ko) | 2021-05-28 |
EP4113925B1 (en) | 2023-11-15 |
KR102552235B1 (ko) | 2023-07-06 |
US11916665B2 (en) | 2024-02-27 |
KR20230105004A (ko) | 2023-07-11 |
KR102652135B1 (ko) | 2024-03-28 |
KR102336457B1 (ko) | 2021-12-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MX2016012888A (es) | Metodo de comunicacion y dispositivo de comunicacion. | |
MX2015014230A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
MX369429B (es) | Dispositivo de procesamiento de datos y método de procesamiento de datos. | |
MX2019015119A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
PH12019501554A1 (en) | Multiple low density parity check (ldpc) base graph design | |
MX2019008372A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX2020004654A (es) | Transmisor y metodo de segmentacion del mismo. | |
MX2019014466A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
HK1217840A1 (zh) | 通信設備及通過其執行的方法 | |
MX2020003792A (es) | Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 16200 y un indice de codigo de 4/15 y mapeo de 16 simbolos, y metodo para entrelazar bits que utiliza el mismo. | |
MX2019014455A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX2017010999A (es) | Dispositivo de perforacion de paridad para la codificacion de informacion de señalizacion de longitud variable y metodo de perforacion de paridad que lo utiliza. | |
MX2018014370A (es) | Modulador y método de modulación que usa constelación de señal de dieciséis símbolos no uniforme para palabra código de verificación de paridad de baja densidad que tiene tasa de código 4/15. | |
MX2019004157A (es) | Modulador y metodo de modulacion que usa constelacion de se?al de dieciseis simbolos no uniforme para palabra codigo de verificacion de paridad de baja densidad que tiene tasa de codigo 2/15. | |
WO2018128435A3 (ko) | 다중 ldpc 코드에서 ldpc 베이스 코드를 선택하는 방법 및 이를 위한 장치 | |
EP3477865A4 (en) | METHOD FOR GENERATING BASE MATRIX, METHOD AND APPARATUS FOR ENCODING / DECODING LDPC CODES | |
MX2017011152A (es) | Transmisor y metodo de segmentacion del mismo. | |
MX350409B (es) | Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 64800 y un indice de codigo de 4/15 y mapeo de 256 simbolos, y metodo para entrelazar bits que utiliza el mismo. | |
MX2018009641A (es) | Método de comunicación y dispositivo de comunicación. | |
MX2021012062A (es) | Metodo de comunicacion y dispositivo de comunicacion. | |
MX358246B (es) | Dispositivo y metodo de decodificacion y sistema de transmision de señal. | |
MX2015006530A (es) | Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 16200 y un indice de codigo de 3/15 y mapeo de 64 simbolos, y metodo para entrelazar bits que utiliza el mismo. | |
MX348125B (es) | Modulador y metodo de modulacion que usa constelacion de señal de dieciseis simbolos no uniforme para palabra codigo de verificacion de paridad de baja densidad que tiene tasa de codigo 4/15. | |
MX2015006529A (es) | Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 16200 y un indice de codigo de 4/15 y mapeo de 16 simbolos, y metodo para entrelazar bits que utiliza el mismo. | |
MX345595B (es) | Entrelazador de bits para palabra código de revisión de paridad de baja densidad que tiene una longitud de 64800 y un índice de código de 5/15 y mapeo de 64 símbolos, y método para entrelazar bits que utiliza el mismo. |