MX2016012888A - Metodo de comunicacion y dispositivo de comunicacion. - Google Patents

Metodo de comunicacion y dispositivo de comunicacion.

Info

Publication number
MX2016012888A
MX2016012888A MX2016012888A MX2016012888A MX2016012888A MX 2016012888 A MX2016012888 A MX 2016012888A MX 2016012888 A MX2016012888 A MX 2016012888A MX 2016012888 A MX2016012888 A MX 2016012888A MX 2016012888 A MX2016012888 A MX 2016012888A
Authority
MX
Mexico
Prior art keywords
cyclic
code word
parity check
communication
quasi
Prior art date
Application number
MX2016012888A
Other languages
English (en)
Other versions
MX358339B (es
Inventor
Kimura Tomohiro
Herrmann Frank
Klenner Peter
Original Assignee
Panasonic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp filed Critical Panasonic Corp
Priority claimed from PCT/JP2015/002504 external-priority patent/WO2015178011A1/ja
Publication of MX2016012888A publication Critical patent/MX2016012888A/es
Publication of MX358339B publication Critical patent/MX358339B/es

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0041—Arrangements at the transmitter end
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2778—Interleaver using block-wise interleaving, e.g. the interleaving matrix is sub-divided into sub-matrices and the permutation is performed in blocks of sub-matrices
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H04L1/0058—Block-coded modulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0071—Use of interleaving
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/3405—Modifications of the signal space to increase the efficiency of transmission, e.g. reduction of the bit error rate, bandwidth, or average power

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

En un método de comunicación de acuerdo con una modalidad de la presente invención es una contraseña, la cual se genera con base en los códigos de comprobación de paridad casi cíclicos que incluyen códigos de comprobación de paridad de baja densidad casi cíclicos de repetición-acumulación, se sujeta a una permutación de bloques cíclicos en donde el orden de los bloques cíclicos en esta contraseña se reorganiza, y cada bit de la contraseña que se ha sometido a la permutación de bloques cíclicos se correlaciona con un punto de constelación de una constelación no uniforme, mejorando de ese modo el desempeño de recepción.
MX2016012888A 2014-05-22 2015-05-19 Metodo de comunicacion y dispositivo de comunicacion. MX358339B (es)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP14169535.3A EP2947836A1 (en) 2014-05-22 2014-05-22 Cyclic-block permutations for 1D-4096-QAM with quasi-cyclic LDPC codes and code rates 6/15, 7/15, and 8/15
JP2015090218A JP6423309B2 (ja) 2014-05-22 2015-04-27 通信方法
PCT/JP2015/002504 WO2015178011A1 (ja) 2014-05-22 2015-05-19 通信方法および通信装置

Publications (2)

Publication Number Publication Date
MX2016012888A true MX2016012888A (es) 2016-12-07
MX358339B MX358339B (es) 2018-08-15

Family

ID=50842060

Family Applications (1)

Application Number Title Priority Date Filing Date
MX2016012888A MX358339B (es) 2014-05-22 2015-05-19 Metodo de comunicacion y dispositivo de comunicacion.

Country Status (7)

Country Link
US (3) US10355816B2 (es)
EP (3) EP2947836A1 (es)
JP (4) JP6423309B2 (es)
KR (3) KR102257962B1 (es)
CN (1) CN106165301B (es)
CA (1) CA2943174C (es)
MX (1) MX358339B (es)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2525496A1 (en) * 2011-05-18 2012-11-21 Panasonic Corporation Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes
KR102652135B1 (ko) * 2014-05-22 2024-03-28 파나소닉 홀딩스 코퍼레이션 통신 방법 및 통신 장치
EP2947836A1 (en) * 2014-05-22 2015-11-25 Panasonic Corporation Cyclic-block permutations for 1D-4096-QAM with quasi-cyclic LDPC codes and code rates 6/15, 7/15, and 8/15
US10721505B2 (en) * 2015-01-21 2020-07-21 Lg Electronic Inc. Broadcast signal transmission apparatus, broadcast signal reception apparatus, broadcast signal transmission method, and broadcast signal reception method
KR102240740B1 (ko) * 2015-01-27 2021-04-16 한국전자통신연구원 길이가 16200이며, 부호율이 2/15인 ldpc 부호어 및 256-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287621B1 (ko) * 2015-02-16 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 3/15인 ldpc 부호어 및 256-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
US9602232B2 (en) 2015-05-19 2017-03-21 Samsung Electronics Co., Ltd. Transmitting apparatus and mapping method thereof
WO2018108886A1 (en) * 2016-12-12 2018-06-21 Sony Corporation Communication device and method for communication with a couterpart communication device
WO2018162686A1 (en) * 2017-03-09 2018-09-13 Sony Corporation Coding and modulation apparatus using non-uniform constellation
WO2022230628A1 (ja) 2021-04-26 2022-11-03 キヤノン株式会社 光電変換素子、及びこれを有する光電変換モジュール、光電変換装置、移動体、建材

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63502780A (ja) * 1986-01-29 1988-10-13 ヒユ−ズ・エアクラフト・カンパニ− ポリ（メタクリル酸無水物）レジストの現像方法
DE3640592A1 (de) * 1986-11-27 1988-06-01 Basf Ag Feinteiliges, transparentes metallfreies phthalocyanin der x-modifikation und seine verwendung als pigment
JP2552043Y2 (ja) 1991-01-17 1997-10-27 日信工業 株式会社 負圧ブースタ
EP2134051A1 (en) * 2008-06-13 2009-12-16 THOMSON Licensing An adaptive QAM transmission scheme for improving performance on an AWGN channel
EP2525495A1 (en) * 2011-05-18 2012-11-21 Panasonic Corporation Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes
EP2552043A1 (en) 2011-07-25 2013-01-30 Panasonic Corporation Spatial multiplexing for bit-interleaved coding and modulation with quasi-cyclic LDPC codes
EP2560311A1 (en) * 2011-08-17 2013-02-20 Panasonic Corporation Cyclic-block permutations for spatial multiplexing with quasi-cyclic LDPC codes
EP2690790A1 (en) * 2012-07-27 2014-01-29 Panasonic Corporation Bit interleaving for rotated constellations with quasi-cyclic LDPC codes
CA2924777A1 (en) * 2013-09-26 2015-04-02 Sony Corporation Data processing device and data processing method
EP2947836A1 (en) * 2014-05-22 2015-11-25 Panasonic Corporation Cyclic-block permutations for 1D-4096-QAM with quasi-cyclic LDPC codes and code rates 6/15, 7/15, and 8/15

Also Published As

Publication number Publication date
CN106165301A (zh) 2016-11-23
MX358339B (es) 2018-08-15
EP3751810B1 (en) 2022-09-21
JP2019009826A (ja) 2019-01-17
US20210194625A1 (en) 2021-06-24
CA2943174C (en) 2023-06-27
JP6423309B2 (ja) 2018-11-14
JP6820994B2 (ja) 2021-01-27
JP7273075B2 (ja) 2023-05-12
CN106165301B (zh) 2020-01-10
US11362761B2 (en) 2022-06-14
CA2943174A1 (en) 2015-11-26
KR101751662B1 (ko) 2017-06-27
JP2021073759A (ja) 2021-05-13
KR20160102264A (ko) 2016-08-29
EP3148089B1 (en) 2020-12-09
KR20210000332A (ko) 2021-01-04
EP3751810A1 (en) 2020-12-16
US20190288790A1 (en) 2019-09-19
KR102197545B1 (ko) 2020-12-31
KR102257962B1 (ko) 2021-05-27
EP3148089A1 (en) 2017-03-29
US20170012736A1 (en) 2017-01-12
EP2947836A1 (en) 2015-11-25
US10979173B2 (en) 2021-04-13
JP6609684B2 (ja) 2019-11-20
US10355816B2 (en) 2019-07-16
JP2015222942A (ja) 2015-12-10
EP3148089A4 (en) 2017-06-07
JP2020031433A (ja) 2020-02-27
KR20170075020A (ko) 2017-06-30

Similar Documents

Publication Publication Date Title
MX2016012888A (es) Metodo de comunicacion y dispositivo de comunicacion.
MX349019B (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX369429B (es) Dispositivo de procesamiento de datos y método de procesamiento de datos.
MX2019005428A (es) Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 64800 y un indice de codigo de 4/15 y mapeo de 256 simbolos, y metodo para entrelazar bits que utiliza el mismo.
PH12019501554A1 (en) Multiple low density parity check (ldpc) base graph design
MX2019015119A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2019008372A (es) Aparato de transmision y metodo de intercalacion del mismo.
MX2020004654A (es) Transmisor y metodo de segmentacion del mismo.
MX2019014466A (es) Aparato de transmision y metodo de intercalacion del mismo.
EP4373019A3 (en) High-rate long ldpc codes
HK1217840A1 (zh) 通信設備及通過其執行的方法
MX2020003792A (es) Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 16200 y un indice de codigo de 4/15 y mapeo de 16 simbolos, y metodo para entrelazar bits que utiliza el mismo.
MX2020003791A (es) Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 16200 y un indice de codigo de 10/15 y mapeo de 256 simbolos, y metodo para entrelazar bits que utiliza el mismo.
MX2019014455A (es) Aparato de transmision y metodo de intercalacion del mismo.
MX2018014370A (es) Modulador y método de modulación que usa constelación de señal de dieciséis símbolos no uniforme para palabra código de verificación de paridad de baja densidad que tiene tasa de código 4/15.
MX2017010999A (es) Dispositivo de perforacion de paridad para la codificacion de informacion de señalizacion de longitud variable y metodo de perforacion de paridad que lo utiliza.
MX2019004157A (es) Modulador y metodo de modulacion que usa constelacion de se?al de dieciseis simbolos no uniforme para palabra codigo de verificacion de paridad de baja densidad que tiene tasa de codigo 2/15.
WO2018128435A3 (ko) 다중 ldpc 코드에서 ldpc 베이스 코드를 선택하는 방법 및 이를 위한 장치
EP3477865A4 (en) METHOD FOR GENERATING BASE MATRIX, METHOD AND APPARATUS FOR ENCODING / DECODING LDPC CODES
MX2017011152A (es) Transmisor y metodo de segmentacion del mismo.
MX364871B (es) Entrelazador de bits para palabra código de revisión de paridad de baja densidad que tiene una longitud de 64800 y un índice de código de 4/15 y mapeo de 256 símbolos, y método para entrelazar bits que utiliza el mismo.
MX2018009641A (es) Método de comunicación y dispositivo de comunicación.
MX2021012062A (es) Metodo de comunicacion y dispositivo de comunicacion.
MX2017002213A (es) Dispositivo y metodo de decodificacion y sistema de transmision de señal.
MX2015006530A (es) Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 16200 y un indice de codigo de 3/15 y mapeo de 64 simbolos, y metodo para entrelazar bits que utiliza el mismo.

Legal Events

Date Code Title Description
FG Grant or registration