MX171578B - Preempt de bus del sistema para 80386 cuando se ejecuta en un sistema de microcomputadora 80386/82385 con arbitraje - Google Patents
Preempt de bus del sistema para 80386 cuando se ejecuta en un sistema de microcomputadora 80386/82385 con arbitrajeInfo
- Publication number
- MX171578B MX171578B MX016199A MX1619989A MX171578B MX 171578 B MX171578 B MX 171578B MX 016199 A MX016199 A MX 016199A MX 1619989 A MX1619989 A MX 1619989A MX 171578 B MX171578 B MX 171578B
- Authority
- MX
- Mexico
- Prior art keywords
- bus
- system bus
- local
- cpu
- preempt signal
- Prior art date
Links
- 239000004020 conductor Substances 0.000 abstract 2
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/70—Software maintenance or management
- G06F8/71—Version control; Configuration management
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B27/00—Optical systems or apparatus not provided for by any of the groups G02B1/00 - G02B26/00, G02B30/00
- G02B27/28—Optical systems or apparatus not provided for by any of the groups G02B1/00 - G02B26/00, G02B30/00 for polarising
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03B—APPARATUS OR ARRANGEMENTS FOR TAKING PHOTOGRAPHS OR FOR PROJECTING OR VIEWING THEM; APPARATUS OR ARRANGEMENTS EMPLOYING ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ACCESSORIES THEREFOR
- G03B21/00—Projectors or projection-type viewers; Accessories therefor
- G03B21/54—Accessories
- G03B21/56—Projection screens
- G03B21/60—Projection screens characterised by the nature of the surface
- G03B21/604—Polarised screens
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/20—Software design
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computer Security & Cryptography (AREA)
- Optics & Photonics (AREA)
- Bus Control (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
Abstract
La presente invención se refiere a un sistema de microcomputadora de múltiples buses, el cual comprende: a) un procesador y un subsistema de reserva conectados juntos mediante un bus local de CPU; b) una memoria de acceso casual, un supervisor de arbitraje, y una pluralidad de otras unidades funcionales conectadas juntas mediante un bus del sistema; c) un elemento que acopla a dicho bus local de la CPU con dicho bus del sistema; d) donde tanto dicho bus local de la CPU como dicho bus del sistema, incluyen una pluralidad de conductores dedicados a arbitrar el acceso a dicho bus del sistema, mediante por lo menos algunas de dicha pluralidad de otras unidades funcionales, proporcionando uno de dicha pluralidad de dichos conductores, una señal de preempt; y, e) una fuente de señal de preempt con entradas que responden a un ciclo del bus local de la CPU, que se extiende más allá de una duración mínima, teniendo dicha fuente de señal de preempt una salida acoplada con dicho bus local de la CPU para aseverar una señal de preempt efectiva en cualquier unidad funcional con acceso a dicho bus del sistema para limitar una duración de dicho acceso en respuesta a la recepción de dicha señal de preempt.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/198,895 US5129090A (en) | 1988-05-26 | 1988-05-26 | System bus preempt for 80386 when running in an 80386/82385 microcomputer system with arbitration |
Publications (1)
Publication Number | Publication Date |
---|---|
MX171578B true MX171578B (es) | 1993-11-08 |
Family
ID=22735319
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX016199A MX171578B (es) | 1988-05-26 | 1989-05-26 | Preempt de bus del sistema para 80386 cuando se ejecuta en un sistema de microcomputadora 80386/82385 con arbitraje |
Country Status (23)
Country | Link |
---|---|
US (1) | US5129090A (es) |
EP (1) | EP0343770B1 (es) |
JP (1) | JPH0623970B2 (es) |
CN (1) | CN1010808B (es) |
AT (1) | ATE123162T1 (es) |
AU (1) | AU611287B2 (es) |
BE (1) | BE1002405A4 (es) |
BR (1) | BR8902388A (es) |
CA (1) | CA1317682C (es) |
DE (2) | DE68922784T2 (es) |
DK (1) | DK189889A (es) |
ES (1) | ES2072895T3 (es) |
FI (1) | FI96145C (es) |
FR (1) | FR2632096B1 (es) |
GB (1) | GB2219176A (es) |
HK (1) | HK23696A (es) |
IT (1) | IT1230191B (es) |
MX (1) | MX171578B (es) |
MY (1) | MY111733A (es) |
NL (1) | NL8901282A (es) |
NO (1) | NO176038C (es) |
NZ (1) | NZ228785A (es) |
SE (1) | SE8901306L (es) |
Families Citing this family (53)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5034883A (en) * | 1987-05-01 | 1991-07-23 | Digital Equipment Corporation | Lockhead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfers |
US5111424A (en) * | 1987-05-01 | 1992-05-05 | Digital Equipment Corporation | Lookahead bus arbitration system with override of conditional access grants by bus cycle extensions for multicycle data transfer |
FR2642246B1 (fr) * | 1988-12-30 | 1991-04-05 | Cit Alcatel | Procede de deblocage d'un systeme multiprocesseurs multibus |
CA2016348C (en) * | 1989-05-10 | 2002-02-05 | Kenichi Asano | Multiprocessor type time varying image encoding system and image processor |
US5293493A (en) * | 1989-10-27 | 1994-03-08 | International Business Machines Corporation | Preemption control for central processor with cache |
CA2038012A1 (en) * | 1990-03-14 | 1991-09-15 | Hideki Shimizu | Oxide superconductor lamination and method of manufacturing the same |
US5086427A (en) * | 1990-04-09 | 1992-02-04 | Unisys Corporation | Clocked logic circuitry preventing double driving on shared data bus |
JP4733219B2 (ja) * | 1990-06-04 | 2011-07-27 | 株式会社日立製作所 | データ処理装置およびデータ処理方法 |
AU648309B2 (en) * | 1990-06-14 | 1994-04-21 | International Business Machines Corporation | Apparatus and method for assembly of direct access storage device with a personal computer |
EP0472274A1 (en) * | 1990-08-24 | 1992-02-26 | International Business Machines Corporation | Data processing apparatus having connectors to receive system components |
GB9019001D0 (en) * | 1990-08-31 | 1990-10-17 | Ncr Co | Work station including a direct memory access controller and interfacing means to microchannel means |
ATE137038T1 (de) * | 1990-08-31 | 1996-05-15 | Advanced Micro Devices Inc | Übertragungssteuerungssystem für einen rechner und peripheriegeräte |
US5218681A (en) * | 1990-08-31 | 1993-06-08 | Advanced Micro Devices, Inc. | Apparatus for controlling access to a data bus |
DE69123665T2 (de) * | 1990-08-31 | 1997-07-10 | Advanced Micro Devices Inc | Integrierte digitale Verarbeitungsvorrichtung |
GB9018991D0 (en) * | 1990-08-31 | 1990-10-17 | Ncr Co | Work station with timing independant interface units |
GB9018993D0 (en) * | 1990-08-31 | 1990-10-17 | Ncr Co | Work station interfacing means having burst mode capability |
GB9019022D0 (en) * | 1990-08-31 | 1990-10-17 | Ncr Co | Work station or similar data processing system including interfacing means to microchannel means |
JPH04141757A (ja) * | 1990-10-03 | 1992-05-15 | Fujitsu Ltd | バス制御方式 |
US5195089A (en) * | 1990-12-31 | 1993-03-16 | Sun Microsystems, Inc. | Apparatus and method for a synchronous, high speed, packet-switched bus |
US5249297A (en) * | 1991-04-29 | 1993-09-28 | Hewlett-Packard Company | Methods and apparatus for carrying out transactions in a computer system |
EP0516323A1 (en) * | 1991-05-28 | 1992-12-02 | International Business Machines Corporation | Personal computer systems |
US5537600A (en) * | 1991-05-28 | 1996-07-16 | International Business Machines Corporation | Personal computer with alternate system controller |
US5392417A (en) * | 1991-06-05 | 1995-02-21 | Intel Corporation | Processor cycle tracking in a controller for two-way set associative cache |
CA2067599A1 (en) * | 1991-06-10 | 1992-12-11 | Bruce Alan Smith | Personal computer with riser connector for alternate master |
US5255373A (en) * | 1991-08-07 | 1993-10-19 | Hewlett-Packard Company | Decreasing average time to access a computer bus by eliminating arbitration delay when the bus is idle |
US5630163A (en) * | 1991-08-09 | 1997-05-13 | Vadem Corporation | Computer having a single bus supporting multiple bus architectures operating with different bus parameters |
US5581731A (en) * | 1991-08-30 | 1996-12-03 | King; Edward C. | Method and apparatus for managing video data for faster access by selectively caching video data |
CA2068010C (en) * | 1991-08-30 | 1996-10-22 | Robert Chih-Tsin Eng | Alternate master bursting data rate management techniques for use in computer systems having dual bus architecture |
US5430860A (en) * | 1991-09-17 | 1995-07-04 | International Business Machines Inc. | Mechanism for efficiently releasing memory lock, after allowing completion of current atomic sequence |
JPH05210977A (ja) * | 1991-10-15 | 1993-08-20 | Internatl Business Mach Corp <Ibm> | メモリ・リフレッシュ制御装置 |
US5301282A (en) * | 1991-10-15 | 1994-04-05 | International Business Machines Corp. | Controlling bus allocation using arbitration hold |
US5371872A (en) * | 1991-10-28 | 1994-12-06 | International Business Machines Corporation | Method and apparatus for controlling operation of a cache memory during an interrupt |
US5237695A (en) * | 1991-11-01 | 1993-08-17 | Hewlett-Packard Company | Bus contention resolution method for network devices on a computer network having network segments connected by an interconnection medium over an extended distance |
US5548762A (en) * | 1992-01-30 | 1996-08-20 | Digital Equipment Corporation | Implementation efficient interrupt select mechanism |
US5555382A (en) * | 1992-04-24 | 1996-09-10 | Digital Equipment Corporation | Intelligent snoopy bus arbiter |
US5420985A (en) * | 1992-07-28 | 1995-05-30 | Texas Instruments Inc. | Bus arbiter system and method utilizing hardware and software which is capable of operation in distributed mode or central mode |
US5471585A (en) * | 1992-09-17 | 1995-11-28 | International Business Machines Corp. | Personal computer system with input/output controller having serial/parallel ports and a feedback line indicating readiness of the ports |
JP3057934B2 (ja) * | 1992-10-30 | 2000-07-04 | 日本電気株式会社 | 共有バス調停機構 |
US5699540A (en) * | 1992-11-16 | 1997-12-16 | Intel Corporation | Pseudo-concurrent access to a cached shared resource |
US5500946A (en) * | 1992-11-25 | 1996-03-19 | Texas Instruments Incorporated | Integrated dual bus controller |
CA2116826C (en) * | 1993-03-11 | 1998-11-24 | Timothy J. Sullivan | Data processing system using a non-multiplexed, asynchronous address/data bus system |
US5528765A (en) * | 1993-03-15 | 1996-06-18 | R. C. Baker & Associates Ltd. | SCSI bus extension system for controlling individual arbitration on interlinked SCSI bus segments |
JP3474646B2 (ja) * | 1994-09-01 | 2003-12-08 | 富士通株式会社 | 入出力制御装置及び入出力制御方法 |
KR0155269B1 (ko) * | 1995-01-16 | 1998-11-16 | 김광호 | 버스 중재방법 및 그 장치 |
US5692211A (en) * | 1995-09-11 | 1997-11-25 | Advanced Micro Devices, Inc. | Computer system and method having a dedicated multimedia engine and including separate command and data paths |
US5845097A (en) * | 1996-06-03 | 1998-12-01 | Samsung Electronics Co., Ltd. | Bus recovery apparatus and method of recovery in a multi-master bus system |
US6560712B1 (en) * | 1999-11-16 | 2003-05-06 | Motorola, Inc. | Bus arbitration in low power system |
US6842813B1 (en) | 2000-06-12 | 2005-01-11 | Intel Corporation | Method and apparatus for single wire signaling of request types in a computer system having a point to point half duplex interconnect |
US6877052B1 (en) * | 2000-09-29 | 2005-04-05 | Intel Corporation | System and method for improved half-duplex bus performance |
US7007122B2 (en) * | 2002-11-27 | 2006-02-28 | Lsi Logic Corporation | Method for pre-emptive arbitration |
US7107375B2 (en) * | 2003-05-13 | 2006-09-12 | Lsi Logic Corporation | Method for improving selection performance by using an arbitration elimination scheme in a SCSI topology |
US7543093B2 (en) | 2004-08-30 | 2009-06-02 | Shanghai Magima Digital Information Co., Ltd. | Method and system for stream burst data transfer |
DE102008000031B4 (de) * | 2008-01-10 | 2014-07-10 | Koenig & Bauer Aktiengesellschaft | Verfahren zur Kontrolle einer Anordnung von an Formzylindern einer Druckmaschine angeordneten Druckformen |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4481580A (en) * | 1979-11-19 | 1984-11-06 | Sperry Corporation | Distributed data transfer control for parallel processor architectures |
US4402040A (en) * | 1980-09-24 | 1983-08-30 | Raytheon Company | Distributed bus arbitration method and apparatus |
US4414624A (en) * | 1980-11-19 | 1983-11-08 | The United States Of America As Represented By The Secretary Of The Navy | Multiple-microcomputer processing |
EP0066766B1 (en) * | 1981-06-05 | 1988-08-10 | International Business Machines Corporation | I/o controller with a dynamically adjustable cache memory |
US4451883A (en) * | 1981-12-01 | 1984-05-29 | Honeywell Information Systems Inc. | Bus sourcing and shifter control of a central processing unit |
US4578782A (en) * | 1983-08-26 | 1986-03-25 | Motorola, Inc. | Asynchronous memory refresh arbitration circuit |
US4631660A (en) * | 1983-08-30 | 1986-12-23 | Amdahl Corporation | Addressing system for an associative cache memory |
US4742454A (en) * | 1983-08-30 | 1988-05-03 | Amdahl Corporation | Apparatus for buffer control bypass |
US4701844A (en) * | 1984-03-30 | 1987-10-20 | Motorola Computer Systems, Inc. | Dual cache for independent prefetch and execution units |
JPS61117650A (ja) * | 1984-11-13 | 1986-06-05 | Nec Corp | バス制御方式 |
US4941088A (en) * | 1985-02-05 | 1990-07-10 | Digital Equipment Corporation | Split bus multiprocessing system with data transfer between main memory and caches using interleaving of sub-operations on sub-busses |
US4794523A (en) * | 1985-09-30 | 1988-12-27 | Manolito Adan | Cache memory architecture for microcomputer speed-up board |
US4949301A (en) * | 1986-03-06 | 1990-08-14 | Advanced Micro Devices, Inc. | Improved pointer FIFO controller for converting a standard RAM into a simulated dual FIFO by controlling the RAM's address inputs |
US4811215A (en) * | 1986-12-12 | 1989-03-07 | Intergraph Corporation | Instruction execution accelerator for a pipelined digital machine with virtual memory |
-
1988
- 1988-05-26 US US07/198,895 patent/US5129090A/en not_active Expired - Fee Related
-
1989
- 1989-03-03 AT AT89302162T patent/ATE123162T1/de not_active IP Right Cessation
- 1989-03-03 DE DE68922784T patent/DE68922784T2/de not_active Expired - Fee Related
- 1989-03-03 GB GB8904919A patent/GB2219176A/en not_active Withdrawn
- 1989-03-03 EP EP89302162A patent/EP0343770B1/en not_active Expired - Lifetime
- 1989-03-03 ES ES89302162T patent/ES2072895T3/es not_active Expired - Lifetime
- 1989-03-25 DE DE3909948A patent/DE3909948A1/de active Granted
- 1989-04-10 JP JP1088194A patent/JPH0623970B2/ja not_active Expired - Lifetime
- 1989-04-11 SE SE8901306A patent/SE8901306L/ not_active Application Discontinuation
- 1989-04-11 FR FR898905077A patent/FR2632096B1/fr not_active Expired - Fee Related
- 1989-04-14 FI FI891786A patent/FI96145C/fi not_active IP Right Cessation
- 1989-04-18 NO NO891585A patent/NO176038C/no unknown
- 1989-04-18 NZ NZ228785A patent/NZ228785A/en unknown
- 1989-04-19 DK DK189889A patent/DK189889A/da not_active Application Discontinuation
- 1989-04-20 BE BE8900435A patent/BE1002405A4/fr not_active IP Right Cessation
- 1989-04-25 CN CN88108702A patent/CN1010808B/zh not_active Expired
- 1989-04-26 MY MYPI89000548A patent/MY111733A/en unknown
- 1989-04-26 CA CA000597890A patent/CA1317682C/en not_active Expired - Fee Related
- 1989-05-05 AU AU34097/89A patent/AU611287B2/en not_active Ceased
- 1989-05-23 NL NL8901282A patent/NL8901282A/nl not_active Application Discontinuation
- 1989-05-24 BR BR898902388A patent/BR8902388A/pt unknown
- 1989-05-24 IT IT8920626A patent/IT1230191B/it active
- 1989-05-26 MX MX016199A patent/MX171578B/es unknown
-
1996
- 1996-02-08 HK HK23696A patent/HK23696A/xx not_active IP Right Cessation
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MX171578B (es) | Preempt de bus del sistema para 80386 cuando se ejecuta en un sistema de microcomputadora 80386/82385 con arbitraje | |
GB2345365B (en) | Information processing system | |
FR2722017B1 (fr) | Systeme multiprocesseur | |
TW336296B (en) | Circuit for handling distributed arbitration in a computer system having multiple arbiters | |
GB1373828A (en) | Data processing systems | |
SE8406312L (sv) | Prioritetsfordelningsanordning for datorer | |
KR850006745A (ko) | 프로세서간 결합방식 | |
KR910008593A (ko) | 중앙 처리기용 중단 방식 제어 | |
ES8502560A1 (es) | Mejoras introducidas en un control de maquina por procesadores multiples | |
KR910008592A (ko) | Cpu의 버스 소유권의 해제 방지 지연 논리 | |
CA2145553A1 (en) | Multi-Processor System Including Priority Arbitrator for Arbitrating Request Issued from Processors | |
KR850700166A (ko) | 컴퓨터 시스템의 또는 그에 관한 개량 | |
JPS56143072A (en) | Hung up release and processing system in multiprocessor processing system | |
JPS641050A (en) | Computer system provided with byte order conversion mechanism | |
JPS6428735A (en) | Interruption control system | |
SU422082A1 (ru) | Резервированный триггер | |
KR960029993A (ko) | 컴퓨터 분야의 인터럽트 제어 장치 | |
JPS56145448A (en) | Common-use control system | |
JPS5692622A (en) | Processing control system for failure detection of bus | |
SU883905A2 (ru) | Устройство дл приоритетного обращени процессоров к общей пам ти | |
SU1181011A1 (ru) | Устройство дл индикации перегорани плавких предохранителей | |
SU421013A1 (ru) | Устройство для моделирования графа | |
KR910012964A (ko) | 인터럽트 버스의 중재 방법 | |
KR890017620A (ko) | 다중 버스 마이크로 컴퓨터 시스템 | |
JPS56145444A (en) | Bus system of multisystem computer |