KR970077084A - 저비용의 볼 그리드 어레이 장치 및 그 제조 방법 - Google Patents

저비용의 볼 그리드 어레이 장치 및 그 제조 방법 Download PDF

Info

Publication number
KR970077084A
KR970077084A KR1019970018939A KR19970018939A KR970077084A KR 970077084 A KR970077084 A KR 970077084A KR 1019970018939 A KR1019970018939 A KR 1019970018939A KR 19970018939 A KR19970018939 A KR 19970018939A KR 970077084 A KR970077084 A KR 970077084A
Authority
KR
South Korea
Prior art keywords
substrate
panel
grid array
ball grid
passage
Prior art date
Application number
KR1019970018939A
Other languages
English (en)
Other versions
KR100271047B1 (ko
Inventor
샤우 웨이 리
헴 피. 타키아르
란잔 제이. 매튜
희 진 김
Original Assignee
클라크 3세 존 엠.
내셔널 세미컨덕터 코오포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 클라크 3세 존 엠., 내셔널 세미컨덕터 코오포레이션 filed Critical 클라크 3세 존 엠.
Publication of KR970077084A publication Critical patent/KR970077084A/ko
Application granted granted Critical
Publication of KR100271047B1 publication Critical patent/KR100271047B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68313—Auxiliary support including a cavity for storing a finished device, e.g. IC package, or a partly finished device, e.g. die, during manufacturing or mounting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01076—Osmium [Os]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/15165—Monolayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

예를 들어, 비스말레이미드 트리아진(BT) 또는 세라믹(Al2O3)의 판넬은 최종 결과의 볼 그리드 어레이(BGA)에 의해 실질적으로 충전되고 차지되는 크기로 선택된다. 최종 결과의 장치는 초기 판넬의 거의 전체영역으로 배치되고 그 전체 영역을 차지한다. 장치를 용이하게 단일화 하기 위하여 판넬의 적절한 위치에 구조적 약한 부분을 설치한다.

Description

저비용의 볼 그리드 어레이 장치 및 그 제조 방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도는 상부에 BGA 장치가 형성된 본 발명의 바람직한 실시예의 기판 판넬의 평면도.

Claims (6)

  1. 복수의 기판을 포함하는 패널로서, 기판을 실질적으로 판넬의 전체 영역을 정의하는 판넬과, 각각의 패널과 결합된 복수의 도전성 볼을 구비하는 것을 특징으로 하는 볼 그리드 어레이 구조.
  2. 제1항에 있어서, 패널은 각각의 기판을 용이하게 분리할 수 있도록 구조적으로 약한 부분을 복수개 갖는 것을 특징으로 하는 볼 그리드 어레이 구조.
  3. 제1항에 있어서, 각각 기판에 결합된 복수의 반도체 장치를 더 구비하는 것을 특징으로 하는 볼 그리드 어레이 구조.
  4. 복수의 기판을 정의하는 패널을 설치하는 단계로서, 상기 기판은 실질적으로 패널의 전체 영역을 정의하는 단계, 각각의 기판과 결합된 복수의 도전성 볼을 설치하는 단계, 각각의 기판과 결합된 반도체 장치를 설치하는 단계, 각각의 반도체 장치를 밀봉하는 단계, 각각의 기판이 그 결합된 도전성 볼, 반도체 장치 및 밀봉부와 함께 볼 그리드 어레이 장치를 정의하는 단계, 및 각각의 볼 그리드 어레이 장치를 서로 분리하는 단계를 구비하는 것을 특징으로 하는 볼 그리드 어레이 구조를 제조하는 방법.
  5. 통로를 정의하는 기판, 상기 통로상에 적어도 부분적으로 연장하는 기판의 한 측면상의 도체, 도체에 접촉하는 상기 통로내의 도전성 소자, 및 도전성 소자와 접촉하고 기판의 반대측면을 초과하여 연장하는 도전성 범프를 구비하는 것을 특징으로 하는 볼 그리드 어레이 구조.
  6. 통로의 한단부에 인접한 기판상에 땜납 본체를 설치하는 단계, 및 땜납 본체를 용융하는 단계로서, 통로는 모세관 작용을 제공하도록 충분히 작아 용융된 땜납이 통로로 흡입되는 단계를 구비하는 것을 특징으로 하는 기판에 의해 정의된 통로내에 도체를 설치하는 방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019970018939A 1996-05-17 1997-05-16 저비용의 볼 그리드 어레이 장치 및 그 제조 방법 KR100271047B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US8/649,395 1996-05-17
US08/649,395 US5783866A (en) 1996-05-17 1996-05-17 Low cost ball grid array device and method of manufacture thereof
US08/649,395 1996-05-17

Publications (2)

Publication Number Publication Date
KR970077084A true KR970077084A (ko) 1997-12-12
KR100271047B1 KR100271047B1 (ko) 2000-12-01

Family

ID=24604595

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019970018939A KR100271047B1 (ko) 1996-05-17 1997-05-16 저비용의 볼 그리드 어레이 장치 및 그 제조 방법

Country Status (2)

Country Link
US (2) US5783866A (ko)
KR (1) KR100271047B1 (ko)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6013948A (en) * 1995-11-27 2000-01-11 Micron Technology, Inc. Stackable chip scale semiconductor package with mating contacts on opposed surfaces
US6861290B1 (en) 1995-12-19 2005-03-01 Micron Technology, Inc. Flip-chip adaptor package for bare die
TW382736B (en) * 1996-04-18 2000-02-21 Eastern Kk Circuit board for a semiconductor device and method of making the same
US6962829B2 (en) * 1996-10-31 2005-11-08 Amkor Technology, Inc. Method of making near chip size integrated circuit package
JP3173410B2 (ja) * 1997-03-14 2001-06-04 松下電器産業株式会社 パッケージ基板およびその製造方法
JPH1154658A (ja) * 1997-07-30 1999-02-26 Hitachi Ltd 半導体装置及びその製造方法並びにフレーム構造体
USRE43112E1 (en) 1998-05-04 2012-01-17 Round Rock Research, Llc Stackable ball grid array package
WO2000007234A1 (en) * 1998-07-28 2000-02-10 Hitachi Chemical Company, Ltd. Semiconductor device and method for manufacturing the same
JP4073098B2 (ja) * 1998-11-18 2008-04-09 三洋電機株式会社 半導体装置の製造方法
US6284570B1 (en) * 1998-12-28 2001-09-04 Semiconductor Components Industries Llc Method of manufacturing a semiconductor component from a conductive substrate containing a plurality of vias
US6410989B1 (en) * 1999-01-04 2002-06-25 International Rectifier Corporation Chip-scale package
EP1100123A1 (en) 1999-11-09 2001-05-16 Corning Incorporated Dip formation of flip-chip solder bumps
DE19962231A1 (de) * 1999-12-22 2001-07-12 Infineon Technologies Ag Verfahren zur Herstellung mikromechanischer Strukturen
US6444499B1 (en) 2000-03-30 2002-09-03 Amkor Technology, Inc. Method for fabricating a snapable multi-package array substrate, snapable multi-package array and snapable packaged electronic components
IT1320025B1 (it) * 2000-04-10 2003-11-12 Viasystems S R L Supporto del tipo a circuito stampato per circuiti elettroniciintegrati, procedimento per la sua fabbricazione, e componente
AU2001265065A1 (en) * 2000-05-31 2001-12-11 Dusan Slepcevic Ball grid array with pre-slotted substrate
US6638831B1 (en) 2000-08-31 2003-10-28 Micron Technology, Inc. Use of a reference fiducial on a semiconductor package to monitor and control a singulation method
US6737740B2 (en) * 2001-02-08 2004-05-18 Micron Technology, Inc. High performance silicon contact for flip chip
JP4149377B2 (ja) 2001-06-07 2008-09-10 株式会社ルネサステクノロジ 半導体装置の製造方法
TW524929B (en) * 2001-12-24 2003-03-21 Ind Tech Res Inst Magnetic bearing
JPWO2005022967A1 (ja) * 2003-08-29 2007-11-01 箕輪興亜株式会社 電子部品の製造方法
US20060012055A1 (en) * 2004-07-15 2006-01-19 Foong Chee S Semiconductor package including rivet for bonding of lead posts
TWI422058B (zh) * 2008-03-04 2014-01-01 Everlight Electronics Co Ltd 發光二極體封裝結構與其製造方法
JP2012244093A (ja) * 2011-05-24 2012-12-10 Renesas Electronics Corp 半導体装置の製造方法
JP5803997B2 (ja) * 2013-07-23 2015-11-04 株式会社村田製作所 電子部品の製造方法

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE248907C (ko) * 1911-01-11
US4082394A (en) * 1977-01-03 1978-04-04 International Business Machines Corporation Metallized ceramic and printed circuit module
JPS55107239A (en) * 1979-02-10 1980-08-16 Toshiba Corp Device for manufacturing semiconductor device
US4322778A (en) * 1980-01-25 1982-03-30 International Business Machines Corp. High performance semiconductor package assembly
DE3619636A1 (de) * 1986-06-11 1987-12-17 Bosch Gmbh Robert Gehaeuse fuer integrierte schaltkreise
DE3817600C2 (de) * 1987-05-26 1994-06-23 Matsushita Electric Works Ltd Verfahren zur Herstellung einer Halbleitervorrichtung mit einem keramischen Substrat und einem integrierten Schaltungskreis
US5241133A (en) * 1990-12-21 1993-08-31 Motorola, Inc. Leadless pad array chip carrier
JPH05144995A (ja) * 1991-11-18 1993-06-11 Matsushita Electric Works Ltd 半導体パツケージ
US5355283A (en) * 1993-04-14 1994-10-11 Amkor Electronics, Inc. Ball grid array with via interconnection
US5357672A (en) * 1993-08-13 1994-10-25 Lsi Logic Corporation Method and system for fabricating IC packages from laminated boards and heat spreader
JPH07307410A (ja) * 1994-05-16 1995-11-21 Hitachi Ltd 半導体装置
JP3541491B2 (ja) * 1994-06-22 2004-07-14 セイコーエプソン株式会社 電子部品
JP2595909B2 (ja) * 1994-09-14 1997-04-02 日本電気株式会社 半導体装置
WO1996013056A2 (en) * 1994-10-14 1996-05-02 National Semiconductor Corporation Hermetically sealed hybrid ceramic integrated circuit package
US5652185A (en) * 1995-04-07 1997-07-29 National Semiconductor Corporation Maximized substrate design for grid array based assemblies
DE19622650A1 (de) * 1995-06-06 1996-12-12 Circuit Components Inc Gehäuse für digitalen Hochleistungs-IC, welcher ein BGA(Kugelgitterarray)-Ein/Ausgabe-Format verwendet sowie keramisches Einschicht-Substrat mit Bimetall gefüllter Durchgangstechnologie
GB9515651D0 (en) * 1995-07-31 1995-09-27 Sgs Thomson Microelectronics A method of manufacturing a ball grid array package

Also Published As

Publication number Publication date
KR100271047B1 (ko) 2000-12-01
US6054338A (en) 2000-04-25
US5783866A (en) 1998-07-21

Similar Documents

Publication Publication Date Title
KR970077084A (ko) 저비용의 볼 그리드 어레이 장치 및 그 제조 방법
US6281435B1 (en) Chip-type electronic devices
EP0996154A4 (en) SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD, CIRCUIT SUBSTRATE AND ELECTRONIC DEVICE
MY124761A (en) Electronic package for electronic components and method of making same
CA2242802A1 (en) Mounting structure for one or more semiconductor devices
KR950030323A (ko) 반도체 장치와 반도체 장치의 생산방법 및 반도체 모듈
MY130278A (en) Via-in-pad with off-center geometry and methods of manufacture
WO2005020279A3 (en) Semiconductor device having electrical contact from opposite sides and method therefor
KR830004676A (ko) 회로 패키지들의 제조방법
KR940022755A (ko) 반도체 장치 및 그 제조방법과 반도체장치용 리드프레임(Lead frame)
KR960030391A (ko) 전자적 패키지
KR920015496A (ko) 반도체장치
WO2004015771A3 (en) Semiconductor device and method of manufacturing the same
BR9712107A (pt) Módulo de chip e processo para a fabricação de um módulo de chip.
KR890013751A (ko) 반도체 장치
EP0969504A4 (en) SEMICONDUCTOR DEVICE
TW371787B (en) Semiconductor device and manufacturing method
KR940022803A (ko) 반도체 패키지 및 그 실장에 적합한 인쇄회로기판
ATE358333T1 (de) Integration optoelektronischer bauelemente
KR910019209A (ko) 반도체 집적회로 장치
KR950012694A (ko) 반도체 장치
EP1041618A4 (en) SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF, PRINTED CIRCUIT BOARD AND ELECTRONIC EQUIPMENT
KR980007895A (ko) 플라스틱 볼 그리드 어레이 모듈
EP1035577A4 (en) WIRING SUBSTRATE, ITS MANUFACTURE AND SEMICONDUCTOR DEVICE
KR960032687A (ko) 반도체 장치 및 그 제조 방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20120727

Year of fee payment: 13

FPAY Annual fee payment

Payment date: 20130729

Year of fee payment: 14

FPAY Annual fee payment

Payment date: 20140730

Year of fee payment: 15

FPAY Annual fee payment

Payment date: 20150630

Year of fee payment: 16

LAPS Lapse due to unpaid annual fee