KR970000330B1 - 리프레시기능 개선형 반도체 기억장치 - Google Patents

리프레시기능 개선형 반도체 기억장치 Download PDF

Info

Publication number
KR970000330B1
KR970000330B1 KR1019900000758A KR900000758A KR970000330B1 KR 970000330 B1 KR970000330 B1 KR 970000330B1 KR 1019900000758 A KR1019900000758 A KR 1019900000758A KR 900000758 A KR900000758 A KR 900000758A KR 970000330 B1 KR970000330 B1 KR 970000330B1
Authority
KR
South Korea
Prior art keywords
memory
refresh
write
blocks
sense amplifier
Prior art date
Application number
KR1019900000758A
Other languages
English (en)
Korean (ko)
Other versions
KR900012275A (ko
Inventor
히로노리 아까마쯔
아끼노리 시바야마
히사가즈 고따니
준꼬 마쯔시마
Original Assignee
마쓰시다 덴기 산교 가부시기가이샤
다니이 아끼오
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 마쓰시다 덴기 산교 가부시기가이샤, 다니이 아끼오 filed Critical 마쓰시다 덴기 산교 가부시기가이샤
Publication of KR900012275A publication Critical patent/KR900012275A/ko
Application granted granted Critical
Publication of KR970000330B1 publication Critical patent/KR970000330B1/ko

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/08—Control thereof

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
KR1019900000758A 1989-01-23 1990-01-23 리프레시기능 개선형 반도체 기억장치 KR970000330B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1013818A JP2574444B2 (ja) 1989-01-23 1989-01-23 半導体記憶装置
JP1-13818 1989-01-23

Publications (2)

Publication Number Publication Date
KR900012275A KR900012275A (ko) 1990-08-03
KR970000330B1 true KR970000330B1 (ko) 1997-01-08

Family

ID=11843863

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900000758A KR970000330B1 (ko) 1989-01-23 1990-01-23 리프레시기능 개선형 반도체 기억장치

Country Status (2)

Country Link
JP (1) JP2574444B2 (ja)
KR (1) KR970000330B1 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100499621B1 (ko) * 1997-12-24 2005-09-08 주식회사 하이닉스반도체 액세스타임향상용반도체메모리장치

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100455372B1 (ko) * 1997-11-03 2004-12-17 삼성전자주식회사 자동 리프레쉬 수행시간이 감소될 수 있는 싱크로너스 디램

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6168797A (ja) * 1984-09-11 1986-04-09 Nec Corp ダイナミックメモリ回路
JPS62259294A (ja) * 1986-05-06 1987-11-11 Toshiba Corp 半導体記憶装置
JPS6336079A (ja) * 1986-07-29 1988-02-16 Matsushita Electric Ind Co Ltd チユ−ビング式液体ポンプの制御方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100499621B1 (ko) * 1997-12-24 2005-09-08 주식회사 하이닉스반도체 액세스타임향상용반도체메모리장치

Also Published As

Publication number Publication date
JPH02195593A (ja) 1990-08-02
JP2574444B2 (ja) 1997-01-22
KR900012275A (ko) 1990-08-03

Similar Documents

Publication Publication Date Title
KR100768729B1 (ko) 클록 동기형 다이나믹 메모리 및 클록 동기형 집적 회로
US7057960B1 (en) Method and architecture for reducing the power consumption for memory devices in refresh operations
US7483333B2 (en) Memory device and method having banks of different sizes
US6233192B1 (en) Semiconductor memory device
US20050029551A1 (en) Semiconductor memory pipeline buffer
US6563757B2 (en) Semiconductor memory device
JPH0140435B2 (ja)
US6751159B2 (en) Memory device operable in either a high-power, full-page size mode or a low-power, reduced-page size mode
US20050105362A1 (en) Semiconductor memory device for performing refresh operation
KR20100054985A (ko) 모드 가변 리프레쉬 동작을 갖는 반도체 메모리 장치
KR950009229B1 (ko) 반도체 기억장치
KR100232336B1 (ko) 반도체 기억장치
US5251177A (en) Semiconductor memory device having an improved refresh operation
EP1328942A4 (en) METHOD AND SYSTEM FOR HIDDING RECYCLING IN A DYNAMIC DIRECT ACCESS MEMORY
JPS6378396A (ja) 半導体メモリ
KR20030028827A (ko) 반도체 기억장치 및 그 리프레싱 방법
US6510094B2 (en) Method and apparatus for refreshing semiconductor memory
US6631092B2 (en) Semiconductor memory device capable of imposing large stress on transistor
US6229758B1 (en) Semiconductor memory device that can read out data faster than writing it
KR20130081472A (ko) 반도체 메모리 장치 및 반도체 메모리 장치의 리프레쉬 방법
KR100543914B1 (ko) 리프레쉬 동작시 피크 전류를 줄일 수 있는 반도체 메모리장치
KR970000330B1 (ko) 리프레시기능 개선형 반도체 기억장치
KR20050069453A (ko) 동적 반도체 메모리 장치 및 이 장치의 절전 모드 동작방법
US4833654A (en) Method of and circuitry for generating staggered restore timing signals in block partitioned DRAM
JPH07147085A (ja) メモリ装置

Legal Events

Date Code Title Description
A201 Request for examination
AMND Amendment
E902 Notification of reason for refusal
AMND Amendment
E902 Notification of reason for refusal
AMND Amendment
E601 Decision to refuse application
J2X1 Appeal (before the patent court)

Free format text: APPEAL AGAINST DECISION TO DECLINE REFUSAL

G160 Decision to publish patent application
B701 Decision to grant
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050103

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee