KR950015070A - 메모리어레이를 사용한 병렬연산장치 - Google Patents
메모리어레이를 사용한 병렬연산장치 Download PDFInfo
- Publication number
- KR950015070A KR950015070A KR1019940029042A KR19940029042A KR950015070A KR 950015070 A KR950015070 A KR 950015070A KR 1019940029042 A KR1019940029042 A KR 1019940029042A KR 19940029042 A KR19940029042 A KR 19940029042A KR 950015070 A KR950015070 A KR 950015070A
- Authority
- KR
- South Korea
- Prior art keywords
- parallel
- data
- memory array
- dimensional memory
- arithmetic
- Prior art date
Links
- 230000005540 biological transmission Effects 0.000 claims abstract 3
- 239000000872 buffer Substances 0.000 claims 3
- 239000004065 semiconductor Substances 0.000 claims 2
- 239000000758 substrate Substances 0.000 claims 2
- 230000006870 function Effects 0.000 claims 1
- 238000002156 mixing Methods 0.000 claims 1
- 238000003491 array Methods 0.000 abstract 2
- 238000000034 method Methods 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
- G06F9/3889—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
- G06F15/8023—Two dimensional arrays, e.g. mesh, torus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30181—Instruction operation extension or modification
- G06F9/30189—Instruction operation extension or modification according to execution mode, e.g. mode flag
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
- G06F9/3887—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by a single instruction for multiple data lanes [SIMD]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/005—General purpose rendering architectures
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computer Graphics (AREA)
- Computing Systems (AREA)
- Image Processing (AREA)
- Multi Processors (AREA)
Abstract
메모리어레이를 사용한 병렬연산장치에 관한 것으로써, 병렬연산장치가 문제에 따서 SIMD동작 또는 MIMD동작을 전환해서 병렬연산을 고속으로 실행하고, 또 SIMD동작과 MIMD동작이 혼재한 처리를 실행하는 경우에도 동작의 전환에 따르는 시간적인 손실을 없애서 고속의 처리를 실행할 수 있게 하기, 연산을 위한 데이타를 기억하는 2차원 메모리어레이 MAR, 2차원 메모리어레이에서 병렬로 리드한 워드선상의 메모리셀의 데이타를 연산회로군으로 전송하는 전송네트워크TN, 전송된 데이타를 사용해서 연산처리를 병렬로 실행하는 연산회로군PEI∼PEn, SIMD동작시의 명령OP-5를 전달하는 신호선LS, MIMD동작시의 명령 OP-m을 축적하여 병렬로 전달하는 명령버퍼 BAF 및 SIMD동작과 MIMD동작을 전환하기 위한 스위치군SW-OP를 구비한다. 이러한 장치를 이용하는 것에 의해, 병렬연산을 고속으로 실행할 수 있다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 제1의 실시예를 도시한 메모리베이스의 병렬연산칩의 구성도.
Claims (3)
- 반도체기판상에 형성된 병렬연산장치에 있어서, 연산을 위한 데이타를 기억하는 2차원 메모리어레이와 상기 2차원 메모리어레이에서 병렬로 리드한 워드선상의 메모리셀의 데이타를 전송하는 전송네트워크, 다른곳에서 전송된 데이타를 사용해서 연산처리를 병렬로 실행하는 연산회로군 및 상기 연산회로군을 공통의 명령으로 병렬로 동작시키는 제1의 동작모드와 각각의 연산회로마다 다른 명령으로 병렬로 동작시키는 제2의 동작모드를 전환하는 신호에 의해 상기 양 명령을 고속으로 전환하는 전환수단을 포함하는 병렬 연산장치.
- 제1항에 있어서, 상기 제2의 동작모드중에 상기 연산회로군으로 병렬로 공급하는 동일 또는 다른 명령을 다수 기억하는 명령버퍼를 또 포함하며, 상기 명령버퍼는 상기 제1의 동작모드중에 상기 다수의 명령을 라이트하는 병렬연산장치.
- 반도체기판상에 형성된 병렬연산장치에 있어서, 연산을 위한 데이타를 기억하는 2차원 메모리어레이, 상기 2차원 메모리어레이에서 병렬로 리드한 워드선산의 메모리셀의 데이타를 전송하는 전송네트워크 및 상기 데이타와 다른 곳에서 전송된 데이타를 사용해서 연산터리를 병렬로 실행하는 연산회로군 을 포함하며, 상기 2차원 메모리어레이는 적어도 1화면이상의 화상데이타를 기억할 수 있고, 상기 연산회로는 상기 화상데이타와 다른 곳에서 전송된 화상데이타에 대해서 α블랜딩처리를 실행하는 기능 및 상기 화상데이타의 Z값과 다른 곳에서 전송된 화상데이타의 Z값의 비교를 실행하는 기능을 구비한 병렬 연산장치.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP29046893A JP3199205B2 (ja) | 1993-11-19 | 1993-11-19 | 並列演算装置 |
JP93-290468 | 1993-11-19 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950015070A true KR950015070A (ko) | 1995-06-16 |
KR100330604B1 KR100330604B1 (ko) | 2002-08-24 |
Family
ID=17756410
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940029042A KR100330604B1 (ko) | 1993-11-19 | 1994-11-07 | 메모리어레이를사용한병렬연산장치 |
Country Status (3)
Country | Link |
---|---|
US (1) | US5535410A (ko) |
JP (1) | JP3199205B2 (ko) |
KR (1) | KR100330604B1 (ko) |
Families Citing this family (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2770603B2 (ja) * | 1991-03-14 | 1998-07-02 | 三菱電機株式会社 | 並列計算機 |
US5708835A (en) * | 1995-03-27 | 1998-01-13 | Hughes Electronics | Dual-directional parallel processor |
JPH0917177A (ja) * | 1995-06-30 | 1997-01-17 | Micron Technol Inc | シングル・エンド転送回路 |
JP3790607B2 (ja) * | 1997-06-16 | 2006-06-28 | 松下電器産業株式会社 | Vliwプロセッサ |
JPH1115773A (ja) * | 1997-06-24 | 1999-01-22 | Matsushita Electron Corp | 半導体集積回路、コンピュータシステム、データ処理装置及びデータ処理方法 |
US6625756B1 (en) | 1997-12-19 | 2003-09-23 | Intel Corporation | Replay mechanism for soft error recovery |
EP3073388A1 (en) * | 1998-03-18 | 2016-09-28 | Koninklijke Philips N.V. | Data processing device and method of computing the cosine transform of a matrix |
US6112288A (en) * | 1998-05-19 | 2000-08-29 | Paracel, Inc. | Dynamic configurable system of parallel modules comprising chain of chips comprising parallel pipeline chain of processors with master controller feeding command and data |
US6272616B1 (en) | 1998-06-17 | 2001-08-07 | Agere Systems Guardian Corp. | Method and apparatus for executing multiple instruction streams in a digital processor with multiple data paths |
JP2000046916A (ja) * | 1998-07-30 | 2000-02-18 | Ando Electric Co Ltd | パタンデータ転送回路 |
US20080007562A1 (en) * | 1999-04-09 | 2008-01-10 | Dave Stuttard | Parallel data processing apparatus |
US7526630B2 (en) * | 1999-04-09 | 2009-04-28 | Clearspeed Technology, Plc | Parallel data processing apparatus |
US7802079B2 (en) * | 1999-04-09 | 2010-09-21 | Clearspeed Technology Limited | Parallel data processing apparatus |
US20070294510A1 (en) * | 1999-04-09 | 2007-12-20 | Dave Stuttard | Parallel data processing apparatus |
US20080016318A1 (en) * | 1999-04-09 | 2008-01-17 | Dave Stuttard | Parallel data processing apparatus |
US8171263B2 (en) * | 1999-04-09 | 2012-05-01 | Rambus Inc. | Data processing apparatus comprising an array controller for separating an instruction stream processing instructions and data transfer instructions |
US8169440B2 (en) * | 1999-04-09 | 2012-05-01 | Rambus Inc. | Parallel data processing apparatus |
EP1181648A1 (en) * | 1999-04-09 | 2002-02-27 | Clearspeed Technology Limited | Parallel data processing apparatus |
US20070242074A1 (en) * | 1999-04-09 | 2007-10-18 | Dave Stuttard | Parallel data processing apparatus |
US20080162874A1 (en) * | 1999-04-09 | 2008-07-03 | Dave Stuttard | Parallel data processing apparatus |
US20080184017A1 (en) * | 1999-04-09 | 2008-07-31 | Dave Stuttard | Parallel data processing apparatus |
GB2348984B (en) * | 1999-04-09 | 2004-05-12 | Pixelfusion Ltd | Parallel data processing systems |
US7966475B2 (en) | 1999-04-09 | 2011-06-21 | Rambus Inc. | Parallel data processing apparatus |
US7627736B2 (en) * | 1999-04-09 | 2009-12-01 | Clearspeed Technology Plc | Thread manager to control an array of processing elements |
US20080008393A1 (en) * | 1999-04-09 | 2008-01-10 | Dave Stuttard | Parallel data processing apparatus |
US8762691B2 (en) * | 1999-04-09 | 2014-06-24 | Rambus Inc. | Memory access consolidation for SIMD processing elements using transaction identifiers |
US7506136B2 (en) * | 1999-04-09 | 2009-03-17 | Clearspeed Technology Plc | Parallel data processing apparatus |
US8174530B2 (en) * | 1999-04-09 | 2012-05-08 | Rambus Inc. | Parallel date processing apparatus |
JP3616556B2 (ja) * | 1999-06-29 | 2005-02-02 | 株式会社東芝 | 拡張命令を処理する並列プロセッサ |
AU2470701A (en) | 1999-10-26 | 2001-05-08 | Arthur D. Little, Inc. | Dual aspect ratio pe array with no connection switching |
US6728863B1 (en) | 1999-10-26 | 2004-04-27 | Assabet Ventures | Wide connections for transferring data between PE's of an N-dimensional mesh-connected SIMD array while transferring operands from memory |
US6640313B1 (en) * | 1999-12-21 | 2003-10-28 | Intel Corporation | Microprocessor with high-reliability operating mode |
US6615366B1 (en) * | 1999-12-21 | 2003-09-02 | Intel Corporation | Microprocessor with dual execution core operable in high reliability mode |
US20090027383A1 (en) | 2003-11-19 | 2009-01-29 | Lucid Information Technology, Ltd. | Computing system parallelizing the operation of multiple graphics processing pipelines (GPPLs) and supporting depth-less based image recomposition |
US8085273B2 (en) * | 2003-11-19 | 2011-12-27 | Lucid Information Technology, Ltd | Multi-mode parallel graphics rendering system employing real-time automatic scene profiling and mode control |
US20080094404A1 (en) | 2003-11-19 | 2008-04-24 | Reuven Bakalash | Computing system having multi-mode parallel graphics rendering subsystem including multiple graphics processing pipelines (GPPLS) and supporting automated division of graphics commands and data during automatic mode control |
US7808499B2 (en) * | 2003-11-19 | 2010-10-05 | Lucid Information Technology, Ltd. | PC-based computing system employing parallelized graphics processing units (GPUS) interfaced with the central processing unit (CPU) using a PC bus and a hardware graphics hub having a router |
US8497865B2 (en) * | 2006-12-31 | 2013-07-30 | Lucid Information Technology, Ltd. | Parallel graphics system employing multiple graphics processing pipelines with multiple graphics processing units (GPUS) and supporting an object division mode of parallel graphics processing using programmable pixel or vertex processing resources provided with the GPUS |
US7961194B2 (en) | 2003-11-19 | 2011-06-14 | Lucid Information Technology, Ltd. | Method of controlling in real time the switching of modes of parallel operation of a multi-mode parallel graphics processing subsystem embodied within a host computing system |
US8144156B1 (en) * | 2003-12-31 | 2012-03-27 | Zii Labs Inc. Ltd. | Sequencer with async SIMD array |
US7136987B2 (en) * | 2004-03-30 | 2006-11-14 | Intel Corporation | Memory configuration apparatus, systems, and methods |
CN101849227A (zh) | 2005-01-25 | 2010-09-29 | 透明信息技术有限公司 | 在单片构造的硅芯片上采用多个图形核心的图形处理和显示系统 |
US8533439B2 (en) * | 2005-11-07 | 2013-09-10 | Atmel Corporation | Elastic shared RAM array including contiguous instruction and data portions distinct from each other |
CN101379481A (zh) | 2006-08-23 | 2009-03-04 | 日本电气株式会社 | 处理元件、混合模式并行处理器系统、处理元件方法、混合模式并行处理器方法、处理元件程序、以及混合模式并行处理器程序 |
US8719551B2 (en) | 2009-04-22 | 2014-05-06 | Panasonic Corporation | Processor with arbiter sending simultaneously requested instructions from processing elements in SIMD / MIMD modes |
US9177646B2 (en) | 2013-05-06 | 2015-11-03 | International Business Machines Corporation | Implementing computational memory from content-addressable memory |
US20170031621A1 (en) * | 2013-12-23 | 2017-02-02 | Aaron Brady | Grid Processing Electronic Memory |
JP6396715B2 (ja) * | 2014-08-07 | 2018-09-26 | ルネサスエレクトロニクス株式会社 | データ処理装置 |
JP2018156119A (ja) * | 2015-07-13 | 2018-10-04 | 井上 克己 | Simd型並列演算装置、simd型並列演算半導体チップ、simd型並列演算方法、simd型並列演算装置や半導体チップを含んだ装置。 |
JP6712052B2 (ja) * | 2016-06-29 | 2020-06-17 | 富士通株式会社 | 演算処理装置及び演算処理装置の制御方法 |
US20230229450A1 (en) * | 2018-02-23 | 2023-07-20 | Untether Ai Corporation | Computational memory |
US11500811B2 (en) * | 2020-06-12 | 2022-11-15 | Alibaba Group Holding Limited | Apparatuses and methods for map reduce |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4891787A (en) * | 1986-12-17 | 1990-01-02 | Massachusetts Institute Of Technology | Parallel processing system with processor array having SIMD/MIMD instruction processing |
US4916652A (en) * | 1987-09-30 | 1990-04-10 | International Business Machines Corporation | Dynamic multiple instruction stream multiple data multiple pipeline apparatus for floating-point single instruction stream single data architectures |
US5212777A (en) * | 1989-11-17 | 1993-05-18 | Texas Instruments Incorporated | Multi-processor reconfigurable in single instruction multiple data (SIMD) and multiple instruction multiple data (MIMD) modes and method of operation |
US5239654A (en) * | 1989-11-17 | 1993-08-24 | Texas Instruments Incorporated | Dual mode SIMD/MIMD processor providing reuse of MIMD instruction memories as data memories when operating in SIMD mode |
JPH04140892A (ja) * | 1990-02-05 | 1992-05-14 | Internatl Business Mach Corp <Ibm> | 制御データをエンコードする装置及び方法 |
WO1991017507A1 (en) * | 1990-05-07 | 1991-11-14 | Mitsubishi Denki Kabushiki Kaisha | Parallel data processing system |
CA2073516A1 (en) * | 1991-11-27 | 1993-05-28 | Peter Michael Kogge | Dynamic multi-mode parallel processor array architecture computer system |
US5398309A (en) * | 1993-05-17 | 1995-03-14 | Intel Corporation | Method and apparatus for generating composite images using multiple local masks |
-
1993
- 1993-11-19 JP JP29046893A patent/JP3199205B2/ja not_active Expired - Fee Related
-
1994
- 1994-11-07 KR KR1019940029042A patent/KR100330604B1/ko not_active IP Right Cessation
- 1994-11-08 US US08/335,680 patent/US5535410A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH07141304A (ja) | 1995-06-02 |
US5535410A (en) | 1996-07-09 |
JP3199205B2 (ja) | 2001-08-13 |
KR100330604B1 (ko) | 2002-08-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950015070A (ko) | 메모리어레이를 사용한 병렬연산장치 | |
KR900006792B1 (ko) | 패킷 스위칭 노드용 로드 평형 회로장치 | |
US5535408A (en) | Processor chip for parallel processing system | |
US4942517A (en) | Enhanced input/output architecture for toroidally-connected distributed-memory parallel computers | |
US4380046A (en) | Massively parallel processor computer | |
US3248708A (en) | Memory organization for fast read storage | |
EP0501524A2 (en) | Parallel processor | |
KR880700566A (ko) | 패킷 스위치식 다중포오트 메모리 n×m스위치 노오드 및 처리방법 | |
KR950033952A (ko) | 반도체 집적회로 | |
KR930016874A (ko) | 병렬 데이타 프로세서 및 마이크로프로세서 | |
KR970002590A (ko) | 집적회로 장치와, 디지탈 데이타 처리 및 비디오 디스플레이 신호 발생 시스템 | |
KR890008690A (ko) | 그룹핑 장치 | |
KR950704741A (ko) | 윈도우잉 동작용으로 설계된 프레임 버퍼 시스템(frame buffer system designed for windowing operations) | |
GB1249209A (en) | Machine for transferring data between memories | |
EP0167140B1 (en) | Interruption control circuit | |
US6882645B2 (en) | Apparatus and method for sequencing memory operations in an asynchronous switch fabric | |
KR900005296A (ko) | 버퍼 기억장치 시스템 | |
KR910008566A (ko) | 동기 벡터 프로세서용 제2 인접 통신 네트워크, 시스템 및 방법 | |
EP0081358A2 (en) | Data processing system providing improved data transfer between modules | |
Grondalski | A VLSI chip set for a massively parallel architecture | |
KR100358610B1 (ko) | 랜덤액세스방식으로병렬처리기상에서분배하기전의분류순차데이터처리시스템 | |
JPS6386043A (ja) | ソ−ト機構を有するメモリ装置 | |
JPH0822444A (ja) | データ転送装置 | |
KR930005842B1 (ko) | 다중 프로세서 시스템의 이중버스 구조 | |
KR860002122B1 (ko) | 레이저 빔 프린터의 페이지 버퍼용 비디오 신호 발생장치 및 그 운용 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
LAPS | Lapse due to unpaid annual fee |