KR950006968A - 실리사이드 형성방법 및 반도체장치의 제조방법 - Google Patents
실리사이드 형성방법 및 반도체장치의 제조방법 Download PDFInfo
- Publication number
- KR950006968A KR950006968A KR1019940020073A KR19940020073A KR950006968A KR 950006968 A KR950006968 A KR 950006968A KR 1019940020073 A KR1019940020073 A KR 1019940020073A KR 19940020073 A KR19940020073 A KR 19940020073A KR 950006968 A KR950006968 A KR 950006968A
- Authority
- KR
- South Korea
- Prior art keywords
- film
- silicide
- forming
- semiconductor device
- reaction chamber
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
- H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
- H10D64/01304—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H10D64/01306—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon
- H10D64/01308—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon the conductor further comprising a non-elemental silicon additional conductive layer, e.g. a metal silicide layer formed by the reaction of silicon with an implanted metal
- H10D64/01312—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon the conductor further comprising a non-elemental silicon additional conductive layer, e.g. a metal silicide layer formed by the reaction of silicon with an implanted metal the additional layer comprising a metal or metal silicide formed by deposition, i.e. without a silicidation reaction, e.g. sputter deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
- H10D64/0111—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors
- H10D64/0112—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors using conductive layers comprising silicides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/26—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials
- H10P50/264—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means
- H10P50/266—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only
Landscapes
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20638793 | 1993-08-20 | ||
| JP93-206387 | 1993-08-20 | ||
| JP6039457A JPH07111253A (ja) | 1993-08-20 | 1994-03-10 | シリサイド形成方法および半導体装置の製造方法 |
| JP94-039457 | 1994-03-10 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR950006968A true KR950006968A (ko) | 1995-03-21 |
Family
ID=26378851
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019940020073A Withdrawn KR950006968A (ko) | 1993-08-20 | 1994-08-16 | 실리사이드 형성방법 및 반도체장치의 제조방법 |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JPH07111253A (https=) |
| KR (1) | KR950006968A (https=) |
| TW (1) | TW291577B (https=) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11200050A (ja) * | 1998-01-14 | 1999-07-27 | Mitsubishi Electric Corp | タングステンシリサイド膜の形成方法、半導体装置の製造方法、及び半導体ウェーハ処理装置 |
| JP2937998B1 (ja) | 1998-03-16 | 1999-08-23 | 山形日本電気株式会社 | 配線の製造方法 |
| US6583057B1 (en) * | 1998-12-14 | 2003-06-24 | Motorola, Inc. | Method of forming a semiconductor device having a layer deposited by varying flow of reactants |
| JP4154471B2 (ja) | 2002-11-15 | 2008-09-24 | 富士通株式会社 | 半導体装置の製造方法 |
| JP4858461B2 (ja) * | 2008-02-21 | 2012-01-18 | ルネサスエレクトロニクス株式会社 | タングステンシリサイド膜の形成方法及び半導体装置の製造方法 |
-
1994
- 1994-03-10 JP JP6039457A patent/JPH07111253A/ja active Pending
- 1994-05-24 TW TW083104717A patent/TW291577B/zh active
- 1994-08-16 KR KR1019940020073A patent/KR950006968A/ko not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| JPH07111253A (ja) | 1995-04-25 |
| TW291577B (https=) | 1996-11-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6878627B1 (en) | Semiconductor device with cobalt silicide contacts and method of making the same | |
| CN101765905B (zh) | 半导体器件的制备方法 | |
| JP2000183346A (ja) | 半導体装置及びその製造方法 | |
| WO2004066376A1 (ja) | 誘電体膜の形成方法 | |
| JPWO2008047564A1 (ja) | 半導体装置の製造方法及び半導体装置 | |
| KR970013387A (ko) | 박막트랜지스터의 제조방법 | |
| JPH08274334A (ja) | Mosトランジスタ及びその製造方法 | |
| JP4914573B2 (ja) | 高誘電体ゲート絶縁膜及び金属ゲート電極を有する電界効果トランジスタの製造方法 | |
| KR950006968A (ko) | 실리사이드 형성방법 및 반도체장치의 제조방법 | |
| US6548404B2 (en) | Method and apparatus for manufacturing semiconductor devices | |
| US5376585A (en) | Method for forming titanium tungsten local interconnect for integrated circuits | |
| JP2775563B2 (ja) | 半導体装置およびその製造方法 | |
| JP4523994B2 (ja) | 電界効果トランジスタの製造方法 | |
| JPH0322527A (ja) | 半導体装置の製造方法 | |
| KR100855767B1 (ko) | 기판처리방법 | |
| JP4051063B2 (ja) | 半導体装置の製造方法 | |
| KR900003970A (ko) | 디실란을 사용하는 화학증착공정 | |
| JP4523995B2 (ja) | 電界効果トランジスタの製造方法 | |
| KR100250519B1 (ko) | 반도체 소자의 제조방법 | |
| KR970072211A (ko) | 저저항 금속 규화물층을 가지는 반도체 장치 제조 방법 | |
| KR100246777B1 (ko) | 반도체 소자의 제조방법 | |
| JP2004022772A (ja) | 成膜方法、半導体装置およびその製造方法 | |
| US20050092598A1 (en) | Sputtering process with temperature control for salicide application | |
| KR970013217A (ko) | 반도체 소자의 텅스텐실리사이드층 형성방법 | |
| KR20040103023A (ko) | 인시츄 유전막 형성 장치 및 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
St.27 status event code: A-0-1-A10-A12-nap-PA0109 |
|
| R17-X000 | Change to representative recorded |
St.27 status event code: A-3-3-R10-R17-oth-X000 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-3-3-R10-R18-oth-X000 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
| PC1203 | Withdrawal of no request for examination |
St.27 status event code: N-1-6-B10-B12-nap-PC1203 |
|
| WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid | ||
| R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-3-3-R10-R18-oth-X000 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-2-2-P10-P22-nap-X000 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-2-2-P10-P22-nap-X000 |