KR940003809B1 - Ttl 대 cmos 입력 버퍼 - Google Patents

Ttl 대 cmos 입력 버퍼 Download PDF

Info

Publication number
KR940003809B1
KR940003809B1 KR1019870700061A KR870700061A KR940003809B1 KR 940003809 B1 KR940003809 B1 KR 940003809B1 KR 1019870700061 A KR1019870700061 A KR 1019870700061A KR 870700061 A KR870700061 A KR 870700061A KR 940003809 B1 KR940003809 B1 KR 940003809B1
Authority
KR
South Korea
Prior art keywords
cmos
ttl
input
logic
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019870700061A
Other languages
English (en)
Korean (ko)
Other versions
KR880700548A (ko
Inventor
클레이톤 커쉬 하워드
Original Assignee
아메리칸 텔레폰 앤드 텔레그라프 캄파니
마이클 와이. 엡스타인
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아메리칸 텔레폰 앤드 텔레그라프 캄파니, 마이클 와이. 엡스타인 filed Critical 아메리칸 텔레폰 앤드 텔레그라프 캄파니
Publication of KR880700548A publication Critical patent/KR880700548A/ko
Application granted granted Critical
Publication of KR940003809B1 publication Critical patent/KR940003809B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
KR1019870700061A 1985-05-28 1986-05-05 Ttl 대 cmos 입력 버퍼 Expired - Fee Related KR940003809B1 (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US738,593 1985-05-28
US06/738,593 US4672243A (en) 1985-05-28 1985-05-28 Zero standby current TTL to CMOS input buffer
US738593 1985-05-28
PCT/US1986/000992 WO1986007220A1 (en) 1985-05-28 1986-05-05 Ttl to cmos input buffer

Publications (2)

Publication Number Publication Date
KR880700548A KR880700548A (ko) 1988-03-15
KR940003809B1 true KR940003809B1 (ko) 1994-05-03

Family

ID=24968652

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019870700061A Expired - Fee Related KR940003809B1 (ko) 1985-05-28 1986-05-05 Ttl 대 cmos 입력 버퍼

Country Status (10)

Country Link
US (1) US4672243A (enExample)
EP (1) EP0223786B1 (enExample)
JP (1) JPS62502931A (enExample)
KR (1) KR940003809B1 (enExample)
CN (1) CN1005674B (enExample)
CA (1) CA1252521A (enExample)
DE (1) DE3673342D1 (enExample)
IE (1) IE57339B1 (enExample)
SG (1) SG84090G (enExample)
WO (1) WO1986007220A1 (enExample)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS635553A (ja) * 1986-06-25 1988-01-11 Fujitsu Ltd バツフア回路
JPS6355797A (ja) * 1986-08-27 1988-03-10 Fujitsu Ltd メモリ
US4841175A (en) * 1987-01-23 1989-06-20 Siemens Aktiengesellschaft ECL-compatible input/output circuits in CMOS technology
US4763021A (en) * 1987-07-06 1988-08-09 Unisys Corporation CMOS input buffer receiver circuit with ultra stable switchpoint
JPH0197014A (ja) * 1987-10-09 1989-04-14 Toshiba Corp 半導体集積回路
JP2585348B2 (ja) * 1988-02-22 1997-02-26 株式会社東芝 不揮発性半導体記憶装置
US4980583A (en) * 1989-01-03 1990-12-25 National Semiconductor Corporation CMOS level shift circuit with active pull-up and pull-down
US5084637A (en) * 1989-05-30 1992-01-28 International Business Machines Corp. Bidirectional level shifting interface circuit
US4999529A (en) * 1989-06-30 1991-03-12 At&T Bell Laboratories Programmable logic level input buffer
US5151622A (en) * 1990-11-06 1992-09-29 Vitelic Corporation CMOS logic circuit with output coupled to multiple feedback paths and associated method
JP3079675B2 (ja) * 1991-08-22 2000-08-21 ソニー株式会社 レベル変換回路
US5304867A (en) * 1991-12-12 1994-04-19 At&T Bell Laboratories CMOS input buffer with high speed and low power
EP0557668A1 (en) * 1992-02-26 1993-09-01 International Business Machines Corporation Low power TTL/CMOS receiver circuit
US5406139A (en) * 1993-03-19 1995-04-11 Advanced Micro Devices, Inc. Input buffer utilizing a cascode to provide a zero power TTL to CMOS input with high speed switching
US6002618A (en) * 1994-08-15 1999-12-14 Creative Integrated Systems NMOS input receiver circuit
JP2743878B2 (ja) * 1995-08-30 1998-04-22 日本電気株式会社 入力バッファ回路
US5703500A (en) * 1996-05-15 1997-12-30 Micron Technology, Inc. Threshold voltage scalable buffer with reference level
US5847576A (en) * 1996-11-07 1998-12-08 Lucent Technologies Inc. Low power, variable logic threshold voltage, logic gates
US5955893A (en) * 1996-12-16 1999-09-21 Macronix International Co., Ltd. Power saving buffer circuit buffer bias voltages
JP3185730B2 (ja) * 1997-11-14 2001-07-11 日本電気株式会社 相補型ｍｏｓ半導体装置
KR100482737B1 (ko) * 1997-12-11 2005-08-24 주식회사 하이닉스반도체 에스램의라이트드라이버회로
US6087854A (en) * 1998-09-02 2000-07-11 Lattice Semiconductor Corporation High speed line driver with direct and complementary outputs
US6323701B1 (en) * 1998-12-28 2001-11-27 Cypress Semiconductor Corporation Scheme for reducing leakage current in an input buffer
JP2002064150A (ja) * 2000-06-05 2002-02-28 Mitsubishi Electric Corp 半導体装置
JP2002353805A (ja) * 2001-05-30 2002-12-06 Fujitsu Ltd 半導体回路
US6559704B1 (en) * 2001-06-19 2003-05-06 Lsi Logic Corporation Inverting level shifter with start-up circuit
US8082207B2 (en) * 2004-06-17 2011-12-20 Certegy Check Services, Inc. Scored negative file system and method
US7109755B2 (en) * 2004-10-27 2006-09-19 Intel Corporation Power delivery noise cancellation mechanism
US7768296B2 (en) * 2006-02-23 2010-08-03 Freescale Semiconductor, Inc. Electronic device and method
CN119028392B (zh) * 2023-05-19 2025-10-14 长鑫存储技术有限公司 电流累加器、数据传输电路以及半导体装置

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US955006A (en) * 1909-01-27 1910-04-12 Joseph Everett Sparks Abdominal retractor.
US3675144A (en) * 1969-09-04 1972-07-04 Rca Corp Transmission gate and biasing circuits
JPS5178665A (enExample) 1974-12-24 1976-07-08 Ibm
US4258272A (en) * 1979-03-19 1981-03-24 National Semiconductor Corporation TTL to CMOS input buffer circuit
US4438352A (en) * 1980-06-02 1984-03-20 Xerox Corporation TTL Compatible CMOS input buffer
US4437025A (en) * 1981-07-29 1984-03-13 Intel Corporation MOS Buffer for receiving TTL level signals
US4406957A (en) * 1981-10-22 1983-09-27 Rca Corporation Input buffer circuit
US4463273A (en) * 1981-10-26 1984-07-31 Rca Corporation Electronic circuits and structures employing enhancement and depletion type IGFETs
US4421994A (en) * 1981-11-02 1983-12-20 Ibm Corporation High speed line driver with ground output capability
US4408136A (en) * 1981-12-07 1983-10-04 Mostek Corporation MOS Bootstrapped buffer for voltage level conversion with fast output rise time
US4475050A (en) * 1981-12-21 1984-10-02 Motorola, Inc. TTL To CMOS input buffer
US4471242A (en) * 1981-12-21 1984-09-11 Motorola, Inc. TTL to CMOS Input buffer
US4490633A (en) * 1981-12-28 1984-12-25 Motorola, Inc. TTL to CMOS input buffer
US4498021A (en) * 1982-07-13 1985-02-05 Matsushita Electric Industrial Co., Ltd. Booster for transmitting digital signal
JPS5990292A (ja) * 1982-11-12 1984-05-24 Toshiba Corp 電圧変換回路
US4501978A (en) * 1982-11-24 1985-02-26 Rca Corporation Level shift interface circuit
US4584491A (en) * 1984-01-12 1986-04-22 Motorola, Inc. TTL to CMOS input buffer circuit for minimizing power consumption

Also Published As

Publication number Publication date
SG84090G (en) 1990-12-21
IE861394L (en) 1986-11-28
JPS62502931A (ja) 1987-11-19
IE57339B1 (en) 1992-07-29
EP0223786B1 (en) 1990-08-08
WO1986007220A1 (en) 1986-12-04
EP0223786A1 (en) 1987-06-03
US4672243A (en) 1987-06-09
JPH059965B2 (enExample) 1993-02-08
CN86103513A (zh) 1987-02-18
CA1252521A (en) 1989-04-11
DE3673342D1 (de) 1990-09-13
KR880700548A (ko) 1988-03-15
CN1005674B (zh) 1989-11-01

Similar Documents

Publication Publication Date Title
KR940003809B1 (ko) Ttl 대 cmos 입력 버퍼
US7205820B1 (en) Systems and methods for translation of signal levels across voltage domains
US5546019A (en) CMOS I/O circuit with 3.3 volt output and tolerance of 5 volt input
US5321324A (en) Low-to-high voltage translator with latch-up immunity
US5969542A (en) High speed gate oxide protected level shifter
US5144167A (en) Zero power, high impedance TTL-to-CMOS converter
US5574389A (en) CMOS 3.3 volt output buffer with 5 volt protection
US5115150A (en) Low power CMOS bus receiver with small setup time
US6127841A (en) CMOS buffer having stable threshold voltage
US7804350B1 (en) Level shifting using cross-coupled cascode transistors
US4707623A (en) CMOS input level shifting buffer circuit
US6429683B1 (en) Low-power CMOS digital voltage level shifter
KR960027337A (ko) 출력신호레벨이 개선된 정논리회로
US4642488A (en) CMOS input buffer accepting TTL level inputs
US5973530A (en) Low power, high voltage-tolerant bus holder circuit in low voltage technology
US5847581A (en) Low power CMOS precision input receiver with integrated reference
US5469097A (en) Translator circuit with symmetrical switching delays
US20040207450A1 (en) Voltage level shifter and system mounting voltage level shifter therein
US4763022A (en) TTL-to-CMOS buffer
US4568844A (en) Field effect transistor inverter-level shifter circuitry
KR100302610B1 (ko) 고전압 구동 회로
EP0610621A2 (en) Digital logic circuit and method having pull-down and pull-up devices
JPH11355116A (ja) Ｃｍｏｓ出力バッファ保護回路を有する集積回路
JP2699828B2 (ja) 半導体装置の入出力回路
US6329842B1 (en) Output circuit for electronic devices

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

FPAY Annual fee payment

Payment date: 20010502

Year of fee payment: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20020504

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20020504

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000