KR930022539A - 수지 봉지형 반도체 장치 - Google Patents

수지 봉지형 반도체 장치 Download PDF

Info

Publication number
KR930022539A
KR930022539A KR1019930006092A KR930006092A KR930022539A KR 930022539 A KR930022539 A KR 930022539A KR 1019930006092 A KR1019930006092 A KR 1019930006092A KR 930006092 A KR930006092 A KR 930006092A KR 930022539 A KR930022539 A KR 930022539A
Authority
KR
South Korea
Prior art keywords
wiring
semiconductor device
chip
flexible film
resin
Prior art date
Application number
KR1019930006092A
Other languages
English (en)
Other versions
KR960012650B1 (ko
Inventor
고이찌 엔도
Original Assignee
사또 후미오
가부시끼가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 사또 후미오, 가부시끼가이샤 도시바 filed Critical 사또 후미오
Publication of KR930022539A publication Critical patent/KR930022539A/ko
Application granted granted Critical
Publication of KR960012650B1 publication Critical patent/KR960012650B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5385—Assembly of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

본 발명은 칩수가 많아EH 배선이 점유하는 면적을 자감으로써 소형으로 집적함과 동시에 IC 칩의 방열성이 좋고 전류 용량이 큰 배선을 구비하는 것을 특징으로 한다. 절연성 지지 기판(23)상에 IC 칩(27)및 전원용 배선(24)를 설치하고, IC칩(27)상에 플렉시블 필름(28)을 설치하고, 플렉시블 필름(28)상에 소전류용 배선(29a~29e)를 형성하고, 플렉시블 필름(28)에는 개구부(30) 또는 절개부(31)을 IC칩(27)의 본딩패드(26)및 전원용 배선(24) 또는 소전류용 배선(29a~29e)를 본딩와이어 (33)으로 접속한다. 따라서 배선이 차지하는 면적을 작제할 수 있다.

Description

수지 봉지형 반도체 장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 실시예에 따른 수지 봉지형 반도체 장치를 도시한 사시도.
제2도는 제1도의 내부 구성을 도시한 것으로 멀티칩 IC를 도시한 평면도.
제3도는 제2도에 도시한 멜티칩 IC에 있어서 절연성 지지 기판을 도시한 평면도.
제4a도 및 제4b도는 제2도에 도시한 멀티칩 IC에 있어서의 IC칩을 도시한 평면도.

Claims (4)

  1. 제1배선(24)를 갖는 절연성 기판(23), 상기 절연성 기판상에 실장된 복수의 반도체 집적 회로(27), 상기 반도체 집적 회로상에 부착한 제2배선(29a~29e)를 갖는 절연성 시트(28), 및 상기 절연성 시트에 설치되어 상기 제1, 제2배선 및 상기 반도체 집적회로를 전기적으로 접속하기 위한 개구부(30)을 구비하는 것을 특징으로 하는 수지 봉지용 반도체 장치.
  2. 제1항에 있어서, 제1배선을 전기 용량이 큰 것을 특징으로 하는 수지 봉지형 반도체 장치.
  3. 제1항에 있어서, 제2배선은 전류 용량이 작은 것을 특징으로 하는 수지 봉지형 반도체 장치.
  4. 제1항에 있어서, 상기 절연성 시트는 플레시블 필름으로 이루어지는 것을 특징으로 하는 수지 봉지형 반도체 장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019930006092A 1992-04-14 1993-04-13 수지 봉지형 반도체 장치 KR960012650B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP4094267A JP2801810B2 (ja) 1992-04-14 1992-04-14 樹脂封止型半導体装置
JP92-094267 1992-04-14

Publications (2)

Publication Number Publication Date
KR930022539A true KR930022539A (ko) 1993-11-24
KR960012650B1 KR960012650B1 (ko) 1996-09-23

Family

ID=14105509

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930006092A KR960012650B1 (ko) 1992-04-14 1993-04-13 수지 봉지형 반도체 장치

Country Status (3)

Country Link
US (1) US5422515A (ko)
JP (1) JP2801810B2 (ko)
KR (1) KR960012650B1 (ko)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2706222B1 (fr) * 1993-06-08 1995-07-13 Alcatel Espace Assemblage haute densité, haute fiabilité de circuits intégrés et son procédé de réalisation.
JP3051011B2 (ja) * 1993-11-18 2000-06-12 株式会社東芝 パワ−モジュ−ル
US5731223A (en) * 1996-09-24 1998-03-24 Lsi Logic Corporation Array of solder pads on an integrated circuit
EP0903780A3 (en) * 1997-09-19 1999-08-25 Texas Instruments Incorporated Method and apparatus for a wire bonded package for integrated circuits
US7021289B2 (en) * 2004-03-19 2006-04-04 Ford Global Technology, Llc Reducing engine emissions on an engine with electromechanical valves
DE102005053398B4 (de) * 2005-11-09 2008-12-24 Semikron Elektronik Gmbh & Co. Kg Leistungshalbleitermodul
DE102010012457B4 (de) 2010-03-24 2015-07-30 Semikron Elektronik Gmbh & Co. Kg Schaltungsanordnung mit einer elektrischen Komponente und einer Verbundfolie
JP5789264B2 (ja) * 2010-09-24 2015-10-07 セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー 回路装置
KR102519001B1 (ko) 2018-05-28 2023-04-10 삼성전자주식회사 필름 패키지 및 이를 포함하는 패키지 모듈

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2582013B2 (ja) * 1991-02-08 1997-02-19 株式会社東芝 樹脂封止型半導体装置及びその製造方法
US4677528A (en) * 1984-05-31 1987-06-30 Motorola, Inc. Flexible printed circuit board having integrated circuit die or the like affixed thereto
US4783695A (en) * 1986-09-26 1988-11-08 General Electric Company Multichip integrated circuit packaging configuration and method
JP2620650B2 (ja) * 1990-07-31 1997-06-18 三洋電機株式会社 混成集積回路装置
US5274270A (en) * 1990-12-17 1993-12-28 Nchip, Inc. Multichip module having SiO2 insulating layer

Also Published As

Publication number Publication date
JP2801810B2 (ja) 1998-09-21
KR960012650B1 (ko) 1996-09-23
JPH05291489A (ja) 1993-11-05
US5422515A (en) 1995-06-06

Similar Documents

Publication Publication Date Title
KR100307465B1 (ko) 파워모듈
USRE42653E1 (en) Semiconductor package with heat dissipating structure
US5598031A (en) Electrically and thermally enhanced package using a separate silicon substrate
US5646828A (en) Thin packaging of multi-chip modules with enhanced thermal/power management
US5466969A (en) Intelligent power device module
US6060772A (en) Power semiconductor module with a plurality of semiconductor chips
KR940008109A (ko) 반도체집적회로장치
KR970013236A (ko) 금속 회로 기판을 갖는 칩 스케일 패키지
DE69937781D1 (de) Leistungshalbleiter
KR960012449A (ko) 반도체장치
KR970030750A (ko) 반도체장치 및 그것을 사용한 전자장치
MY137608A (en) Structure of a thermally and electrically enhanced plastic pin grid array (ppga) package for high performance devices with wire bond interconnect
KR930011240A (ko) 반도체 모듈
KR920010872A (ko) 멀티칩 모듈
US6008988A (en) Integrated circuit package with a heat spreader coupled to a pair of electrical devices
KR930022539A (ko) 수지 봉지형 반도체 장치
KR970703617A (ko) 전도선을 가진 리드프레임 리드를 포함한 고밀도 집적회로 조립체(a high density integrated circuit assembly combining leadframe leads with conductive traces)
KR970077398A (ko) 반도체장치
KR920022431A (ko) 반도체 장치용 패키지
US5719748A (en) Semiconductor package with a bridge for chip area connection
KR960019683A (ko) 반도체 장치
KR950021298A (ko) 반도체 집적 회로 장치
KR920010863A (ko) 반도체장치
JPH0476211B2 (ko)
KR970003906A (ko) 테이프 패드가 형성되어 있는 박막 테이프 및 이를 이용한 반도체 장치

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080813

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee