KR930011131A - 에칭처리시의 표면 보호방법 - Google Patents

에칭처리시의 표면 보호방법 Download PDF

Info

Publication number
KR930011131A
KR930011131A KR1019920020353A KR920020353A KR930011131A KR 930011131 A KR930011131 A KR 930011131A KR 1019920020353 A KR1019920020353 A KR 1019920020353A KR 920020353 A KR920020353 A KR 920020353A KR 930011131 A KR930011131 A KR 930011131A
Authority
KR
South Korea
Prior art keywords
radiation
adhesive tape
sensitive adhesive
etching
etching process
Prior art date
Application number
KR1019920020353A
Other languages
English (en)
Other versions
KR0156012B1 (ko
Inventor
신이치 이시와타
가즈시게 이와모토
미치오 우에야마
이사무 노구치
Original Assignee
도모마쓰 겐고
후루까와 덴끼 고오교오 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 도모마쓰 겐고, 후루까와 덴끼 고오교오 가부시끼가이샤 filed Critical 도모마쓰 겐고
Publication of KR930011131A publication Critical patent/KR930011131A/ko
Application granted granted Critical
Publication of KR0156012B1 publication Critical patent/KR0156012B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3081Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/942Masking
    • Y10S438/948Radiation resist

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Adhesive Tapes (AREA)
  • Adhesives Or Adhesive Processes (AREA)

Abstract

(목적) 판형상재, 예를들면, 웨이퍼의 에칭처리시에 점착 테이프를 표면 보호함에 있어서, 웨이퍼 주변부분에 노출하고 있는 풀의 에칭액 흡수에 의한 부식열화에서 생기는 풀남음을 방지함과 동시에, 애칭처리시의 발열에 의한 방사선 경화성 점착제의 점착력 변동에서 오는 페턴면상의 풀남음 또는 테이프의 박리불량을 방지하는 것을 목적으로 한다.
(구성) 판형상재를 에칭처리함에 있어서, 비에칭처리부에 표면보호를 위하여 방사선 경화성 점착 테이프를 붙이고, 미리 그 방사선 경화성 점착제층을 방사선 조사하고 경화시킨 후, 에칭처리한다. 그후, 상기 점착 테이프를 판형상재로부터 박리한다.

Description

에칭처리시의 표면 보호방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음

Claims (8)

  1. 판형상재를 케미칼 에칭처리함에 있어서, 그 판형상재의 비(非)에칭부위에 방사성 경화성 점착 테이프를 붙이고, 방사선 경화성 점착제층을 방사선 조사하여 경화시키는 가운데, 상기 판형상재를 에칭처리하는 것을 특징으로 하는 에칭처리시의 표면보호방법.
  2. 제1항에 있어서, 방사선 경화성 점착테이프에 방사선 조사하고, 그 점착력이 20g/25㎜를 밑돌지 않는 범위로 저하하도록 경화시키는 가운데 에칭처리하는 것을 특징으로 하는 에칭처리시의 표면보호방법.
  3. 제1항에 있어서, 방사선 경화성 점착테이프에 방사선 조사후의 점착력이, 20∼200g/25㎜ 범위에 까지 저하하는 것을 특징으로 하는 에칭처리시의 표면보호방법.
  4. 제1항에 있어서, 에칭처리로서, 불화수소, 염화수소, 황산, 질산, 초산, 과산화수소, 인산 중 적어도 1종을 함유하는 케미칼 에칭액을 사용하는 것을 특징으로 하는 에칭처리시의 표면보호방법.
  5. 제1항에 있어서, 방사선 경화성 점착테이프가, 방사선, 경화성 점착제층을 통하여 피에칭부재인 판형상제의 붙여지는 것을 특징으로 하는 에칭처리시의 표면보호방법.
  6. 제1항에 있어서, 방사선 경화성 점착테이프의 점착제층으로서, 아크릴계 점착제 100중량부와, 탄소-탄소 이중결합을 가지는 화합물 5∼200중량부를 함유하는 것을 특징으로 하는 에칭처리시의 표면보호방법.
  7. 제1항에 있어서, 방사선 경화성 점착 테이프의 필름형상지지체로서, 폴리에틸렌, 아이소택틱 폴리프로필렌, 폴리-4-에틸펜텐-1, 4불화에틸렌, FEP, PFA, 폴리에틸렌 텔레프탈레이트 등으로 대표되도록 방사선 투과성으로 내에칭성을 가지는 재료를 사용한 것을 특징으로 하는 에칭처리시의 표면보호방법.
  8. 제1항에 있어서, 방사선 경화성 점착 테이프가, 자외선 조사에 의하여 경화하는 것을 특징으로 하는 에칭처리시의 표면보호방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019920020353A 1991-11-01 1992-10-31 에칭처리시의 표면 보호방법 KR0156012B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP91-313075 1991-11-01
JP31307591 1991-11-01

Publications (2)

Publication Number Publication Date
KR930011131A true KR930011131A (ko) 1993-06-23
KR0156012B1 KR0156012B1 (ko) 1998-12-01

Family

ID=18036894

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920020353A KR0156012B1 (ko) 1991-11-01 1992-10-31 에칭처리시의 표면 보호방법

Country Status (5)

Country Link
US (1) US5300172A (ko)
EP (1) EP0539973A3 (ko)
KR (1) KR0156012B1 (ko)
MY (1) MY108386A (ko)
TW (1) TW230830B (ko)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5399239A (en) * 1992-12-18 1995-03-21 Ceridian Corporation Method of fabricating conductive structures on substrates
US5268065A (en) * 1992-12-21 1993-12-07 Motorola, Inc. Method for thinning a semiconductor wafer
JP3417008B2 (ja) 1993-11-04 2003-06-16 株式会社デンソー 半導体ウエハのエッチング方法
US5731243A (en) * 1995-09-05 1998-03-24 Taiwan Semiconductor Manufacturing Company, Ltd. Method of cleaning residue on a semiconductor wafer bonding pad
EP0926732A3 (en) * 1997-12-10 2001-01-03 Nitto Denko Corporation Process for producing semiconductor device and pressure-sensitive adhesive sheet for surface protection
US6214717B1 (en) * 1998-11-16 2001-04-10 Taiwan Semiconductor Manufacturing Company Method for adding plasma treatment on bond pad to prevent bond pad staining problems
JP3763710B2 (ja) * 1999-09-29 2006-04-05 信越化学工業株式会社 防塵用カバーフィルム付きウエハ支持台及びその製造方法
DE19962431B4 (de) * 1999-12-22 2005-10-20 Micronas Gmbh Verfahren zum Herstellen einer Halbleiteranordnung mit Haftzone für eine Passivierungsschicht
US6524881B1 (en) * 2000-08-25 2003-02-25 Micron Technology, Inc. Method and apparatus for marking a bare semiconductor die
KR100379824B1 (ko) * 2000-12-20 2003-04-11 엘지.필립스 엘시디 주식회사 식각용액 및 식각용액으로 패턴된 구리배선을 가지는전자기기용 어레이기판
US7169685B2 (en) * 2002-02-25 2007-01-30 Micron Technology, Inc. Wafer back side coating to balance stress from passivation layer on front of wafer and be used as die attach adhesive
WO2003081653A1 (fr) 2002-03-27 2003-10-02 Mitsui Chemicals, Inc. Film adhesif sensible a la pression destine a la protection de surface de plaquettes de semi-conducteurs et procede de protection de plaquettes de semi-conducteurs a l'aide de ce film
US8661655B2 (en) * 2002-05-24 2014-03-04 Koninklijke Philips N.V. Method suitable for transferring a component supported by a carrier to a desired position on a substrate, and a device designed for this
US7316844B2 (en) 2004-01-16 2008-01-08 Brewer Science Inc. Spin-on protective coatings for wet-etch processing of microelectronic substrates
JP2005303158A (ja) * 2004-04-15 2005-10-27 Nec Corp デバイスの形成方法
KR101188425B1 (ko) * 2005-08-24 2012-10-05 엘지디스플레이 주식회사 식각 테이프 및 이를 이용한 액정 표시 장치용 어레이기판의 제조 방법
US7695890B2 (en) 2005-09-09 2010-04-13 Brewer Science Inc. Negative photoresist for silicon KOH etch without silicon nitride
US7709178B2 (en) 2007-04-17 2010-05-04 Brewer Science Inc. Alkaline-resistant negative photoresist for silicon wet-etch without silicon nitride
US8192642B2 (en) 2007-09-13 2012-06-05 Brewer Science Inc. Spin-on protective coatings for wet-etch processing of microelectronic substrates
WO2021102610A1 (zh) * 2019-11-25 2021-06-03 邦弗特新材料股份有限公司 一种多涂层辐射固化预涂装膜及其制备方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1487201A (en) * 1974-12-20 1977-09-28 Lucas Electrical Ltd Method of manufacturing semi-conductor devices
US3960623A (en) * 1974-03-14 1976-06-01 General Electric Company Membrane mask for selective semiconductor etching
DE3671577D1 (de) * 1985-02-14 1990-06-28 Bando Chemical Ind Verfahren zum schneiden einer halbleiterscheibe in wuerfel.
JPS63164336A (ja) * 1986-12-26 1988-07-07 Oki Electric Ind Co Ltd 半導体素子の製造方法
JPH0715087B2 (ja) * 1988-07-21 1995-02-22 リンテック株式会社 粘接着テープおよびその使用方法
JPH03135048A (ja) * 1989-10-20 1991-06-10 Fujitsu Ltd 半導体装置の製造方法
CA2031776A1 (en) * 1989-12-08 1991-06-09 Masanori Nishiguchi Pickup method and the pickup apparatus for chip-type part
JP3181284B2 (ja) * 1990-01-12 2001-07-03 旭電化工業株式会社 エネルギー線反応性粘着剤組成物

Also Published As

Publication number Publication date
EP0539973A2 (en) 1993-05-05
KR0156012B1 (ko) 1998-12-01
TW230830B (ko) 1994-09-21
US5300172A (en) 1994-04-05
MY108386A (en) 1996-09-30
EP0539973A3 (en) 1995-07-12

Similar Documents

Publication Publication Date Title
KR930011131A (ko) 에칭처리시의 표면 보호방법
US5466325A (en) Resist removing method, and curable pressure-sensitive adhesive, adhesive sheets and apparatus used for the method
US3645772A (en) Process for improving bonding of a photoresist to copper
US8021740B2 (en) Radiation curable maskant and line sealer for protecting metal substrates
KR900001812A (ko) 접착 테이프 및 그 이용방법
FR2438322A1 (fr) Procede et appareil de protection contre les radiations d'une zone de bombardement electronique
JP2009155625A (ja) 保護膜、積層フィルム及びそれを用いた加工方法
JPH07120931A (ja) ペリクル
KR101832488B1 (ko) 리소그래피용 펠리클
JPS5850164B2 (ja) 表面保護方法
EP1248156B1 (en) Process for the removal of resist material
DE3571307D1 (en) Method for the treatment of a protective film and its application to a plate
JPS577409A (en) Plaster
DE60012008D1 (de) Verfahren zur schutzschaltung während einer bestrahlungssterilisation
JPS63260912A (ja) 光分解型アクリル系共重合体
JP3361196B2 (ja) ペリクル構造体
JPH0934130A (ja) レジストの除去方法とこれに用いる接着シ―ト類
US4601934A (en) Masking of electrical printed circuit boards
KR960026485A (ko) 반도체패키지의 히트싱크(heat sink)에 도금을 방지하는 테이프의 디테이프(de tape) 방법
JPH0934133A (ja) レジストの除去方法
JPS5541721A (en) Carrier tape for semiconductor device
JP3959189B2 (ja) レジスト材の除去方法
JP2000029230A (ja) レジスト材の除去方法
JPS6197848A (ja) 半導体チツプの製造法
KR910008825A (ko) 반도체 장치 제조 방법

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20120629

Year of fee payment: 15

EXPY Expiration of term