KR880009483A - 디지탈 페이즈 룩크트 루프용 입력회로 - Google Patents

디지탈 페이즈 룩크트 루프용 입력회로 Download PDF

Info

Publication number
KR880009483A
KR880009483A KR1019880000219A KR880000219A KR880009483A KR 880009483 A KR880009483 A KR 880009483A KR 1019880000219 A KR1019880000219 A KR 1019880000219A KR 880000219 A KR880000219 A KR 880000219A KR 880009483 A KR880009483 A KR 880009483A
Authority
KR
South Korea
Prior art keywords
input circuit
filter
converter
digital phase
phase look
Prior art date
Application number
KR1019880000219A
Other languages
English (en)
Other versions
KR930000976B1 (ko
Inventor
겐사부로우 이이지마
요시노리 하야시
Original Assignee
가와까미 히로시
야마하 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가와까미 히로시, 야마하 가부시끼가이샤 filed Critical 가와까미 히로시
Publication of KR880009483A publication Critical patent/KR880009483A/ko
Application granted granted Critical
Publication of KR930000976B1 publication Critical patent/KR930000976B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H15/00—Transversal filters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Analogue/Digital Conversion (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

내용 없음.

Description

디지탈 페이즈 룩크트 루프용 입력회로
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
본 발명에 따른 입력회로의 일실시예의 블록도.

Claims (2)

  1. 디지탈 페이즈 룩크트 입력회로에 있어서, A/D 변환기와, 상기 A/D 변환기에 연결되어 있고, Dk를 기준하여 DK-보다 큰(DK-1 +1), DK-1보다 작은 (DK-1 -1), 그리고 DK-1과 같은 (DK-1)을 연산하는 첫째 필터와, Dk 및 DK-1는 각각 상기 A/D변환기에서 오는 출력신호의 현재치 및 한주기 이전치이고, 상기 A/D변환기 및 상기 두번째 필터에 연결되어 있고, (2.Dt+Dt-1+Dt-2)/4의 연산을 하는 두번째 필터와, Dtt 및 Dt-1및 Dt-2는 각각 상기 A/D변환기에서 오는 출력신호의 현재값, 한주기 이전치 및 두주기 이전치이고, 선택적으로 상기 선택 필터로 상기 연산을 한 후에 상기 두번째 필터로 상기 연산을 한 후에, 또는 상기 첫째 필터 및상기 두 번째 필터로 상기 연산을 한 후에, 신호를 디지탈 페이즈 룩크트 입력회로에 전송하는 수단과로 이루어진 디지탈 페이즈 룩크트 입력회로.
  2. 제 1 항에 있어서, 상기 A/D 변환기가 입력회로의 주파수에 따라 샘플링 주기를 조정하는 샘플링 주기 스윗치 회로와 결합되어 있는 입력회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019880000219A 1987-01-16 1988-01-14 디지탈 페이즈 룩크트 루프용 입력회로 KR930000976B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP62007904A JPH0630443B2 (ja) 1987-01-16 1987-01-16 デジタル・フエイズ・ロツクド・ル−プ用入力回路
JP?62-7904 1987-01-16
JP87-007904 1987-01-16

Publications (2)

Publication Number Publication Date
KR880009483A true KR880009483A (ko) 1988-09-15
KR930000976B1 KR930000976B1 (ko) 1993-02-11

Family

ID=11678550

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880000219A KR930000976B1 (ko) 1987-01-16 1988-01-14 디지탈 페이즈 룩크트 루프용 입력회로

Country Status (6)

Country Link
US (1) US4879674A (ko)
JP (1) JPH0630443B2 (ko)
KR (1) KR930000976B1 (ko)
CH (1) CH675655A5 (ko)
DE (1) DE3801069A1 (ko)
GB (1) GB2201056B (ko)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5278976A (en) * 1990-04-16 1994-01-11 Rolm Company Method for detecting infinite loops by setting a flag indicating execution of an idle task having lower priority than executing application tasks
US5060180A (en) * 1990-07-26 1991-10-22 Unisys Corporation Programmable digital loop filter
US5341497A (en) * 1991-10-16 1994-08-23 Ohmeda Inc. Method and apparatus for a computer system to detect program faults and permit recovery from such faults
US5737372A (en) * 1995-07-19 1998-04-07 Unisys Corporation Apparatus for synchronizing multipoint-to-point communications systems
GB0015148D0 (en) 2000-06-21 2000-08-09 Secr Defence Method and apparatus for producing a digital depiction of a signal

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3071324A (en) * 1961-02-10 1963-01-01 Gen Precision Inc Synchro to digital converter
US3878535A (en) * 1972-06-08 1975-04-15 Sundstrand Data Control Phase locked loop method of synchro-to-digital conversion
US3877024A (en) * 1973-08-27 1975-04-08 King Radio Corp Synchro to pulse width converter for an avionics system
US4010463A (en) * 1975-04-21 1977-03-01 The United States Of America As Represented By The Secretary Of The Air Force Phase locked loop resolver to digital converter
US3979701A (en) * 1975-06-17 1976-09-07 Communications Satellite Corporation (Comsat) Non-recursive digital filter employing simple coefficients
US4134106A (en) * 1976-12-16 1979-01-09 The Bendix Corporation Absolute resolver angle to digital converter circuit
US4356558A (en) * 1979-12-20 1982-10-26 Martin Marietta Corporation Optimum second order digital filter
JPS5733355A (en) * 1980-08-06 1982-02-23 Toshiba Corp Digital speed detector
JPS58115379A (ja) * 1981-12-29 1983-07-09 Fujitsu Ltd 双曲線航法用位相同期形受信装置
FR2530897B1 (fr) * 1982-03-16 1991-10-31 Victor Company Of Japan Procede et systeme pour une compression de donnees par un echantillonnage a frequence variable
NL8201533A (nl) * 1982-04-13 1983-11-01 Philips Nv Een zender ingericht voor het zenden van fm gemoduleerde signalen.
US4933674A (en) * 1984-06-11 1990-06-12 Allen-Bradley Company, Inc. Method and apparatus for correcting resolver errors
JPS60263217A (ja) * 1984-06-12 1985-12-26 Toshiba Mach Co Ltd パルス列発生回路
JPS6110329A (ja) * 1984-06-25 1986-01-17 Nec Corp 無線機のバッテリセ−ビング装置
US4654811A (en) * 1985-02-12 1987-03-31 Allied Corporation Adaptive filter for aircraft navigation receiver
DE3686439T2 (de) * 1985-04-12 1993-03-04 Tektronix Inc Digitale phasenregelschleifen.
US4715000A (en) * 1985-08-06 1987-12-22 General Electric Company Digital phase-locked loop and frequency measuring device
JPS62211505A (ja) * 1986-03-12 1987-09-17 Nippon Gakki Seizo Kk エンコ−ダ用変位検出回路
JPS636909A (ja) * 1986-06-26 1988-01-12 Pioneer Electronic Corp デイジタルフイルタ装置

Also Published As

Publication number Publication date
JPH0630443B2 (ja) 1994-04-20
GB8800803D0 (en) 1988-02-17
KR930000976B1 (ko) 1993-02-11
JPS63176018A (ja) 1988-07-20
GB2201056A (en) 1988-08-17
DE3801069A1 (de) 1988-07-28
CH675655A5 (ko) 1990-10-15
US4879674A (en) 1989-11-07
DE3801069C2 (ko) 1992-07-16
GB2201056B (en) 1990-08-29

Similar Documents

Publication Publication Date Title
KR880001154A (ko) 원격 제어 시스템
KR890006010A (ko) Fm 라디오 수신기
KR910017809A (ko) 디지탈 신호 프로세서
KR880009483A (ko) 디지탈 페이즈 룩크트 루프용 입력회로
KR890015516A (ko) 아날로그/디지탈 변환기
KR960006292A (ko) 주파수위상비교기
KR850007175A (ko) Pcm부호 복호기
KR910013751A (ko) Nrz/cmi(ii) 부호 변환장치
SU1256199A2 (ru) Делитель частоты на три
JPS53139456A (en) Clock driver circuit
KR960008791A (ko) 디지탈 데이타 샘플링 위상 변환 회로 및 변환 방법
SU1288928A1 (ru) Устройство дл передачи фазоманипулированного сигнала
SU1396255A1 (ru) Устройство дл формировани относительного биимпульсного сигнала
JPS57112158A (en) Code converting circuit
SU696614A1 (ru) Коррел ционный обнаружитель
JPS6142895B2 (ko)
JPS53131815A (en) Phase linear type emphasizer
SU782152A1 (ru) Интегрирующий аналого-цифровой преобразователь
SU1325707A1 (ru) Преобразователь кода
KR900702709A (ko) 음성신호 복조회로
SU594583A1 (ru) Дельта-декодер с экспандированием
SU1476469A1 (ru) Устройство дл контрол остаточного кода по модулю три
SU1197132A2 (ru) Частотно-фазовый манипул тор
SU1272502A1 (ru) Делитель частоты импульсов
SU919146A1 (ru) Частотно-фазовый манипул тор

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19970206

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee