KR870002663A - 반도체 소자의 제조방법 - Google Patents

반도체 소자의 제조방법 Download PDF

Info

Publication number
KR870002663A
KR870002663A KR1019850005633A KR850005633A KR870002663A KR 870002663 A KR870002663 A KR 870002663A KR 1019850005633 A KR1019850005633 A KR 1019850005633A KR 850005633 A KR850005633 A KR 850005633A KR 870002663 A KR870002663 A KR 870002663A
Authority
KR
South Korea
Prior art keywords
layer
thickness
oxide film
polycrystalline silicon
vapor deposition
Prior art date
Application number
KR1019850005633A
Other languages
English (en)
Other versions
KR880000483B1 (ko
Inventor
채상훈
이진효
Original Assignee
경상현
재단법인한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 경상현, 재단법인한국전자통신연구소 filed Critical 경상현
Priority to KR1019850005633A priority Critical patent/KR880000483B1/ko
Priority to JP61147979A priority patent/JPS6273667A/ja
Priority to US06/889,491 priority patent/US4686762A/en
Publication of KR870002663A publication Critical patent/KR870002663A/ko
Application granted granted Critical
Publication of KR880000483B1 publication Critical patent/KR880000483B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28525—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising semiconducting material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/011—Bipolar transistors
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/051—Etching
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/117—Oxidation, selective
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/124—Polycrystalline emitter

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Ceramic Engineering (AREA)
  • Bipolar Transistors (AREA)

Abstract

내용 없음

Description

반도체 소자의 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 P-N 접합에 의한 바이폴라 NPN 트랜지스터의 단면도.
제4도는 본 발명에 의한 완성된 바이폴라 NPN 트랜지스터의 단면도.
제5도는 본 발명의 의한 바이폴라 NPN 트랜지스터의 제조공정별 단면도.

Claims (1)

  1. 웨이퍼 표면이 비소를 이온주입하여 1200℃로 확산시켜 N+매입층을 형성하고, 그 위에 인이도핑된 N형 에피택셜층을 1.6㎛ 두께로 성장시키며, 그 위에 마스크로서 산화막 형성부위의 표면을 5500Å부식시킨 후 P+형 불순물을 이온주입하되 925℃에서 습식 산화법으로 10KÅ두께의 산화막(1)을 형성시켜 각 소자들을 격리 시키는 반도체소자의 제조방법에 있어어, 보른을 이온 주입하여 트랜지스터의 베이스 영역(2)을 형성시킨 후, 웨이퍼 전부분에 걸쳐서 저압 화학증착으로서 3000Å두께의 다결정 실리콘층을 형성하며, 이 후에 다결정 실리콘층에 불순물(비소)을 이온주입하여 N+형으로 한후, 그 위에 2000Å두께로 저압화학 증착법으로 1차 산화막층(4)과 2000Å두께의 1차 질화막층(6)을 형성한 다음 사진식각으로 에미터(15) 및 콜렉터(16)가 될 다결정 실리콘 부분을 정의하여 건식 부식으로서 필요없는 부분을 부식시키되 N+다결정 실리콘층(3)을 산화막 아래로 과다부식(7)시켜 에미터폭(5)을 2㎛보다 작게 형성하며, 2500Å두께와 2차 산화막을 저압화학증착으로 형성한후 활성이온 부식으로 다결정 실리콘 윗면의 산화막(8')을 모두 부식시키되 측면의 산화막(8)은 그대로 남기고, 그 위에 2000-3000Å두께의 2차 질화막(9)을 형성하되 플라스마 부식으로서 상측부의 2차 질화막층(9')을 제거한 후, 건식 부식으로 다결정실리콘층 주위의 실리콘 표면을 1500Å정도 부식시킨 그 위(10)에 500Å의 산화막을 성장시키며 그 위에 700Å두께의 3차 질화막층(11)을 저압화학 증착으로 입히되 플라스마 부식으로 3차 질화막층의 상측질화막(11')을 제거하고, 2500Å두께의 산화막(12)을 성장시킨 다음 습식 부식으로 1, 2, 3차 질화막(6, 9, 11)을 제거한 후 개방된 부위의 다결정 실리콘을 저압화학 증착으로 3000A° 입힌다음 열확산으로 붕소를 도핑하여 P+형으로 하고, 사진 식각 및 건식 부식으로 P+다결정 실리콘층(13)으로 만든 다음에 열확산시켜 P+비활성 베이스영역(14)을 형성하는 단계를 포함하여된 반도체 조자의 제조 방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019850005633A 1985-08-05 1985-08-05 반도체소자의 제조방법 KR880000483B1 (ko)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1019850005633A KR880000483B1 (ko) 1985-08-05 1985-08-05 반도체소자의 제조방법
JP61147979A JPS6273667A (ja) 1985-08-05 1986-06-24 半導体素子の製造方法
US06/889,491 US4686762A (en) 1985-08-05 1986-07-23 Fabricating semiconductor device with polysilicon protection layer during processing

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019850005633A KR880000483B1 (ko) 1985-08-05 1985-08-05 반도체소자의 제조방법

Publications (2)

Publication Number Publication Date
KR870002663A true KR870002663A (ko) 1987-04-06
KR880000483B1 KR880000483B1 (ko) 1988-04-07

Family

ID=19242148

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019850005633A KR880000483B1 (ko) 1985-08-05 1985-08-05 반도체소자의 제조방법

Country Status (3)

Country Link
US (1) US4686762A (ko)
JP (1) JPS6273667A (ko)
KR (1) KR880000483B1 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100327329B1 (ko) * 1998-12-11 2002-07-04 윤종용 저압하의실리콘산화막및산질화막형성방법

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4812417A (en) * 1986-07-30 1989-03-14 Mitsubishi Denki Kabushiki Kaisha Method of making self aligned external and active base regions in I.C. processing
US5114867A (en) * 1987-07-15 1992-05-19 Rockwell International Corporation Sub-micron bipolar devices with method for forming sub-micron contacts
KR890003827B1 (ko) * 1987-07-25 1989-10-05 재단법인 한국전자통신연구소 고속 고집적 반도체소자(Bicmos)의 제조방법
JP3469251B2 (ja) * 1990-02-14 2003-11-25 株式会社東芝 半導体装置の製造方法
US5039625A (en) * 1990-04-27 1991-08-13 Mcnc Maximum areal density recessed oxide isolation (MADROX) process
KR920007124A (ko) * 1990-09-04 1992-04-28 김광호 폴리 에미터 바이폴라 트랜지스터의 제조방법

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100327329B1 (ko) * 1998-12-11 2002-07-04 윤종용 저압하의실리콘산화막및산질화막형성방법

Also Published As

Publication number Publication date
KR880000483B1 (ko) 1988-04-07
US4686762A (en) 1987-08-18
JPH0482180B2 (ko) 1992-12-25
JPS6273667A (ja) 1987-04-04

Similar Documents

Publication Publication Date Title
KR0139805B1 (ko) 단일 실리콘 자기-정합 트랜지스터 및 이의 제조 방법
US5070030A (en) Method of making an oxide isolated, lateral bipolar transistor
US4408387A (en) Method for producing a bipolar transistor utilizing an oxidized semiconductor masking layer in conjunction with an anti-oxidation mask
KR930001456A (ko) 자기 정합된 플레이너 모놀리딕 집적회로의 종적 트랜지스터 프로세스
KR870002663A (ko) 반도체 소자의 제조방법
US4662062A (en) Method for making bipolar transistor having a graft-base configuration
US6211029B1 (en) Process of fabricating a bipolar transistor having lightly doped epitaxial collector region constant in dopant impurity
KR970053502A (ko) 반도체 장치 및 그 제조 방법
JPS624339A (ja) 半導体装置及びその製造方法
US5175117A (en) Method for making buried isolation
EP0200531A1 (en) Photoelectric conversion device
KR930009471B1 (ko) 다결정 실리콘을 사용한 바이폴라 트랜지스터 제조방법
KR0178994B1 (ko) 접합격리영역 형성방법
KR100532368B1 (ko) 전력용 반도체 소자의 제조방법
KR0158628B1 (ko) 쌍극성 반도체 장치 및 그 제조 방법
KR930000294B1 (ko) 고성능 횡방향 바이폴라 트랜지스터(bipolar transistor)의 제조방법
KR0137580B1 (ko) 자기정렬 쌍극자 트랜지스터의 제조방법
JP2817213B2 (ja) 半導体装置の製造方法
KR100210855B1 (ko) 바이폴라 트랜지스터의 제조방법
KR100194654B1 (ko) 반도체장치 및 그의 제조방법
KR920007231A (ko) 반도체 장치의 제조방법
JPH021937A (ja) トレンチ内にベース及びエミッタ構造を有する半導体バイポーラ・トランジスタ及びその製法
KR940007452B1 (ko) 반도체 장치의 제조방법
KR900004028A (ko) 복합형 반도체소자의 구조 및 제조방법
KR970053008A (ko) 바이폴라 접합 트랜지스터의 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19980313

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee