KR20220170353A - 웨이퍼의 가공 방법 - Google Patents

웨이퍼의 가공 방법 Download PDF

Info

Publication number
KR20220170353A
KR20220170353A KR1020220070333A KR20220070333A KR20220170353A KR 20220170353 A KR20220170353 A KR 20220170353A KR 1020220070333 A KR1020220070333 A KR 1020220070333A KR 20220070333 A KR20220070333 A KR 20220070333A KR 20220170353 A KR20220170353 A KR 20220170353A
Authority
KR
South Korea
Prior art keywords
metal layer
wafer
cutting
street
cutting blade
Prior art date
Application number
KR1020220070333A
Other languages
English (en)
Korean (ko)
Inventor
아츠시 구보
지사토 야마다
나오코 야마모토
Original Assignee
가부시기가이샤 디스코
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시기가이샤 디스코 filed Critical 가부시기가이샤 디스코
Publication of KR20220170353A publication Critical patent/KR20220170353A/ko

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B24—GRINDING; POLISHING
    • B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
    • B24B27/00—Other grinding machines or devices
    • B24B27/06—Grinders for cutting-off
    • B24B27/0616—Grinders for cutting-off using a tool turning around the workpiece
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
    • H01L21/3043—Making grooves, e.g. cutting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54426—Marks applied to semiconductor devices or parts for alignment

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Mechanical Engineering (AREA)
  • Dicing (AREA)
  • Constituent Portions Of Griding Lathes, Driving, Sensing And Control (AREA)
  • Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
  • Automation & Control Theory (AREA)
KR1020220070333A 2021-06-22 2022-06-09 웨이퍼의 가공 방법 KR20220170353A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2021103055A JP2023002054A (ja) 2021-06-22 2021-06-22 ウェーハの加工方法
JPJP-P-2021-103055 2021-06-22

Publications (1)

Publication Number Publication Date
KR20220170353A true KR20220170353A (ko) 2022-12-29

Family

ID=84500911

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020220070333A KR20220170353A (ko) 2021-06-22 2022-06-09 웨이퍼의 가공 방법

Country Status (4)

Country Link
JP (1) JP2023002054A (zh)
KR (1) KR20220170353A (zh)
CN (1) CN115513129A (zh)
TW (1) TW202301448A (zh)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006190779A (ja) 2005-01-05 2006-07-20 Disco Abrasive Syst Ltd ウエーハの分割方法

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006190779A (ja) 2005-01-05 2006-07-20 Disco Abrasive Syst Ltd ウエーハの分割方法

Also Published As

Publication number Publication date
JP2023002054A (ja) 2023-01-10
TW202301448A (zh) 2023-01-01
CN115513129A (zh) 2022-12-23

Similar Documents

Publication Publication Date Title
KR102251260B1 (ko) 웨이퍼 가공 방법
US7952167B2 (en) Scribe line layout design
JP4694845B2 (ja) ウエーハの分割方法
CN105047612B (zh) 晶片的加工方法
US6890836B2 (en) Scribe street width reduction by deep trench and shallow saw cut
JP2010267933A (ja) ダミーパターンの配置方法及びダミーパターンを備えた半導体装置
JP2011018906A (ja) ダイシングされた集積回路における破壊の抑制
US7112470B2 (en) Chip dicing
CN107634032B (zh) 晶片及晶片制造方法
KR20180066864A (ko) 웨이퍼의 가공 방법
JP6385727B2 (ja) 貼り合わせウェーハ形成方法
US7211500B2 (en) Pre-process before cutting a wafer and method of cutting a wafer
JP5271610B2 (ja) 半導体装置の製造方法
CN113130391A (zh) 制造微电子装置的方法以及相关的工具和设备
KR102629098B1 (ko) 웨이퍼의 가공 방법
JP5453123B2 (ja) 切削方法
KR20220170353A (ko) 웨이퍼의 가공 방법
JP6305867B2 (ja) ウエーハの加工方法
US20040235272A1 (en) Scribe street width reduction by deep trench and shallow saw cut
JP4675559B2 (ja) 積層ウェーハの加工方法
JP2006108489A (ja) 半導体装置の製造方法
CN110480158B (zh) 碳化硅半导体晶圆的切割
KR102391848B1 (ko) 피가공물의 가공 방법
JP2019149409A (ja) Ｌｏｗ−ｋ膜付きウエハの分断方法
CN219917132U (zh) 集成电路