KR20170121224A - 수직형 파워 디바이스 내의 표면 디바이스들 - Google Patents

수직형 파워 디바이스 내의 표면 디바이스들 Download PDF

Info

Publication number
KR20170121224A
KR20170121224A KR1020177026543A KR20177026543A KR20170121224A KR 20170121224 A KR20170121224 A KR 20170121224A KR 1020177026543 A KR1020177026543 A KR 1020177026543A KR 20177026543 A KR20177026543 A KR 20177026543A KR 20170121224 A KR20170121224 A KR 20170121224A
Authority
KR
South Korea
Prior art keywords
region
transistor
vertical power
semiconductor device
power device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1020177026543A
Other languages
English (en)
Korean (ko)
Inventor
3세 토마스 이. 해링턴
지준 취
Original Assignee
디3 세미컨덕터 엘엘씨
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 디3 세미컨덕터 엘엘씨 filed Critical 디3 세미컨덕터 엘엘씨
Publication of KR20170121224A publication Critical patent/KR20170121224A/ko
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/109Reduced surface field [RESURF] PN junction structures
    • H10D62/111Multiple RESURF structures, e.g. double RESURF or 3D-RESURF structures
    • H01L29/0634
    • H01L29/0619
    • H01L29/7395
    • H01L29/8611
    • H01L29/872
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/411Insulated-gate bipolar transistors [IGBT]
    • H10D12/441Vertical IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/411Insulated-gate bipolar transistors [IGBT]
    • H10D12/441Vertical IGBTs
    • H10D12/461Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
    • H10D12/481Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/106Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]  having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D8/00Diodes
    • H10D8/411PN diodes having planar bodies
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D8/00Diodes
    • H10D8/60Schottky-barrier diodes 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/40Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
    • H10D84/401Combinations of FETs or IGBTs with BJTs
    • H10D84/403Combinations of FETs or IGBTs with BJTs and with one or more of diodes, resistors or capacitors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/60Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
    • H10D84/611Combinations of BJTs and one or more of diodes, resistors or capacitors
    • H10D84/613Combinations of vertical BJTs and one or more of diodes, resistors or capacitors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/811Combinations of field-effect devices and one or more diodes, capacitors or resistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85Complementary IGFETs, e.g. CMOS
    • H10D84/856Complementary IGFETs, e.g. CMOS the complementary IGFETs having different architectures than each other, e.g. high-voltage and low-voltage CMOS
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/201Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/601Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Chemical & Material Sciences (AREA)
  • Composite Materials (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Thin Film Transistor (AREA)
KR1020177026543A 2015-02-27 2016-02-26 수직형 파워 디바이스 내의 표면 디바이스들 Withdrawn KR20170121224A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201562126240P 2015-02-27 2015-02-27
US62/126,240 2015-02-27
PCT/US2016/019917 WO2016138468A1 (en) 2015-02-27 2016-02-26 Surface devices within a vertical power device

Publications (1)

Publication Number Publication Date
KR20170121224A true KR20170121224A (ko) 2017-11-01

Family

ID=56789964

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020177026543A Withdrawn KR20170121224A (ko) 2015-02-27 2016-02-26 수직형 파워 디바이스 내의 표면 디바이스들

Country Status (6)

Country Link
US (2) US9755058B2 (enExample)
EP (1) EP3262678A4 (enExample)
JP (1) JP2018511168A (enExample)
KR (1) KR20170121224A (enExample)
CN (1) CN107851614A (enExample)
WO (1) WO2016138468A1 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10580884B2 (en) * 2017-03-08 2020-03-03 D3 Semiconductor LLC Super junction MOS bipolar transistor having drain gaps
CN111989778B (zh) * 2018-04-20 2024-02-13 艾鲍尔半导体 小间距超结mosfet结构和方法
US11764209B2 (en) * 2020-10-19 2023-09-19 MW RF Semiconductors, LLC Power semiconductor device with forced carrier extraction and method of manufacture
CN112560328B (zh) * 2020-11-18 2022-04-19 电子科技大学 基于表面微应变信号的igbt键合引线故障诊断方法
TWI826190B (zh) * 2022-12-16 2023-12-11 力晶積成電子製造股份有限公司 高頻電晶體
CN115939215B (zh) * 2022-12-16 2026-01-30 广微集成技术(深圳)有限公司 一种vdmos器件

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0758759B2 (ja) * 1989-03-27 1995-06-21 日本電信電話株式会社 半導体装置
US5578841A (en) * 1995-12-18 1996-11-26 Motorola, Inc. Vertical MOSFET device having frontside and backside contacts
US6127701A (en) * 1997-10-03 2000-10-03 Delco Electronics Corporation Vertical power device with integrated control circuitry
JP3641547B2 (ja) * 1998-03-25 2005-04-20 株式会社豊田中央研究所 横型mos素子を含む半導体装置
EP1047133A1 (en) * 1999-04-23 2000-10-25 STMicroelectronics S.r.l. Method for producing devices for control circuits integrated in power devices
DE10202479A1 (de) * 2002-01-23 2003-08-07 Infineon Technologies Ag Integrierte Schaltungsanordnung mit einer Struktur zur Verringerung eines Minoritätsladungsträgerstromes
JP3634830B2 (ja) * 2002-09-25 2005-03-30 株式会社東芝 電力用半導体素子
JP2006049668A (ja) * 2004-08-06 2006-02-16 Matsushita Electric Ind Co Ltd 半導体装置及びその製造方法
WO2006048689A2 (en) * 2004-11-08 2006-05-11 Encesys Limited Integrated circuits and power supplies
DE102005009020B4 (de) * 2005-02-28 2012-04-26 Infineon Technologies Austria Ag Verfahren zur Erzeugung eines Leistungstransistors und damit erzeugbare integrierte Schaltungsanordnung
US7195952B2 (en) 2005-03-22 2007-03-27 Micrel, Inc. Schottky diode device with aluminum pickup of backside cathode
JP4971848B2 (ja) * 2006-03-22 2012-07-11 株式会社豊田中央研究所 低スイッチング損失、低ノイズを両立するパワーmos回路
JP5217348B2 (ja) * 2006-12-06 2013-06-19 株式会社デンソー 半導体装置
US8427235B2 (en) * 2007-04-13 2013-04-23 Advanced Analogic Technologies, Inc. Power-MOSFETs with improved efficiency for multi-channel class-D audio amplifiers and packaging thereof
JP4678547B2 (ja) * 2007-11-06 2011-04-27 株式会社デンソー 半導体装置及びその製造方法
US7911023B2 (en) * 2007-11-06 2011-03-22 Denso Corporation Semiconductor apparatus including a double-sided electrode element and method for manufacturing the same
JP4737255B2 (ja) * 2007-11-20 2011-07-27 株式会社デンソー Soi基板を用いた半導体装置
JP2010141244A (ja) * 2008-12-15 2010-06-24 Mitsumi Electric Co Ltd 半導体装置
DE102009047763A1 (de) * 2009-12-10 2011-06-16 Robert Bosch Gmbh Hochstromkontaktierung und korrespondierendes Verfahren zur Herstellung einer Hochstromkontaktieranordnung
US8502346B2 (en) * 2010-12-23 2013-08-06 Alpha And Omega Semiconductor Incorporated Monolithic IGBT and diode structure for quasi-resonant converters
US9093286B2 (en) * 2010-12-23 2015-07-28 Alpha And Omega Semiconductor Incorporated Monolithic IGBT and diode structure for quai-resonant converters
US8461645B2 (en) * 2011-03-16 2013-06-11 Infineon Technologies Austria Ag Power semiconductor device
CN102201445B (zh) * 2011-04-14 2012-10-03 中北大学 一种psoi横向超结功率半导体器件
JP5959162B2 (ja) * 2011-06-09 2016-08-02 ルネサスエレクトロニクス株式会社 半導体装置及び半導体装置の製造方法
JP5630579B2 (ja) * 2011-06-09 2014-11-26 トヨタ自動車株式会社 半導体装置および半導体装置の製造方法
US8680645B2 (en) * 2011-08-09 2014-03-25 Infineon Technologies Austria Ag Semiconductor device and a method for forming a semiconductor device
JP5999748B2 (ja) * 2011-08-12 2016-09-28 ルネサスエレクトロニクス株式会社 パワーmosfet、igbtおよびパワーダイオード
US9117687B2 (en) * 2011-10-28 2015-08-25 Texas Instruments Incorporated High voltage CMOS with triple gate oxide
US8941188B2 (en) 2012-03-26 2015-01-27 Infineon Technologies Austria Ag Semiconductor arrangement with a superjunction transistor and a further device integrated in a common semiconductor body
US8610220B2 (en) 2012-05-16 2013-12-17 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device with self-aligned interconnects
CN103151384A (zh) * 2013-03-07 2013-06-12 矽力杰半导体技术(杭州)有限公司 一种半导体装置及其制造方法
US9184237B2 (en) * 2013-06-25 2015-11-10 Cree, Inc. Vertical power transistor with built-in gate buffer
JP5991435B2 (ja) * 2013-07-05 2016-09-14 富士電機株式会社 半導体装置
US9337185B2 (en) * 2013-12-19 2016-05-10 Infineon Technologies Ag Semiconductor devices

Also Published As

Publication number Publication date
CN107851614A (zh) 2018-03-27
JP2018511168A (ja) 2018-04-19
US20180012981A1 (en) 2018-01-11
US20160254373A1 (en) 2016-09-01
EP3262678A1 (en) 2018-01-03
WO2016138468A1 (en) 2016-09-01
US10074735B2 (en) 2018-09-11
US9755058B2 (en) 2017-09-05
EP3262678A4 (en) 2019-01-09

Similar Documents

Publication Publication Date Title
US10002836B2 (en) Method of fabricating a semiconductor device and semiconductor product
US10074735B2 (en) Surface devices within a vertical power device
US20200026517A1 (en) Surface devices within a vertical power device
TWI609489B (zh) 具有薄基體之垂直半導體元件
US9991350B2 (en) Low resistance sinker contact
US8278683B2 (en) Lateral insulated gate bipolar transistor
US20210005599A1 (en) Internally stacked npn with segmented collector
US9450074B1 (en) LDMOS with field plate connected to gate
US6818950B1 (en) Increasing switching speed of geometric construction gate MOSFET structures
JP5131322B2 (ja) 半導体装置及びその製造方法
US12376333B2 (en) Configurable low ohmic power circuits
US20080006847A1 (en) Semiconductor protective structure for electrostatic discharge
US9865718B1 (en) Power MOSFET with metal filled deep sinker contact for CSP
US20070290226A1 (en) Method for producing a semiconductor arrangement, semiconductor arrangement and its application
US20190312114A1 (en) Semiconductor Device with Trench Structure and Production Method

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20170920

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination