KR20130085956A - 데이지-체인 디바이스용 고속 인터페이스 - Google Patents

데이지-체인 디바이스용 고속 인터페이스 Download PDF

Info

Publication number
KR20130085956A
KR20130085956A KR1020127033816A KR20127033816A KR20130085956A KR 20130085956 A KR20130085956 A KR 20130085956A KR 1020127033816 A KR1020127033816 A KR 1020127033816A KR 20127033816 A KR20127033816 A KR 20127033816A KR 20130085956 A KR20130085956 A KR 20130085956A
Authority
KR
South Korea
Prior art keywords
command
data
port
buffer
strobe
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1020127033816A
Other languages
English (en)
Korean (ko)
Inventor
병 진 최
Original Assignee
모사이드 테크놀로지스 인코퍼레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 모사이드 테크놀로지스 인코퍼레이티드 filed Critical 모사이드 테크놀로지스 인코퍼레이티드
Publication of KR20130085956A publication Critical patent/KR20130085956A/ko
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4247—Bus transfer protocol, e.g. handshake; Synchronisation on a daisy chain bus
    • G06F13/4256—Bus transfer protocol, e.g. handshake; Synchronisation on a daisy chain bus using a clocked protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Information Transfer Systems (AREA)
KR1020127033816A 2010-05-31 2011-05-31 데이지-체인 디바이스용 고속 인터페이스 Withdrawn KR20130085956A (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US34994310P 2010-05-31 2010-05-31
US61/349,943 2010-05-31
US13/012,754 2011-01-24
US13/012,754 US8463959B2 (en) 2010-05-31 2011-01-24 High-speed interface for daisy-chained devices
PCT/CA2011/000614 WO2011150496A1 (en) 2010-05-31 2011-05-31 High speed interface for daisy-chained devices

Publications (1)

Publication Number Publication Date
KR20130085956A true KR20130085956A (ko) 2013-07-30

Family

ID=45023054

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020127033816A Withdrawn KR20130085956A (ko) 2010-05-31 2011-05-31 데이지-체인 디바이스용 고속 인터페이스

Country Status (7)

Country Link
US (2) US8463959B2 (https=)
EP (1) EP2577473A4 (https=)
JP (1) JP5643896B2 (https=)
KR (1) KR20130085956A (https=)
CN (1) CN102947806A (https=)
CA (1) CA2801153A1 (https=)
WO (1) WO2011150496A1 (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150102943A1 (en) * 2013-10-10 2015-04-16 Datang Nxp Semiconductors Co., Ltd. Daisy-chain communication bus and protocol
EP3018544B1 (de) * 2014-11-07 2018-02-21 Siemens Aktiengesellschaft Produktions- oder Werkzeugmaschine und Verfahren zum Betrieb einer Produktions- oder Werkzeugmaschine
US10270655B2 (en) * 2015-01-29 2019-04-23 Robert Bosch Gmbh Method for running a computer network and computer network
KR102648180B1 (ko) * 2016-07-19 2024-03-18 에스케이하이닉스 주식회사 메모리 시스템 및 그 동작 방법
JP2019057344A (ja) 2017-09-20 2019-04-11 東芝メモリ株式会社 メモリシステム

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6799235B2 (en) 2002-01-02 2004-09-28 Intel Corporation Daisy chain latency reduction
JP4104939B2 (ja) * 2002-08-29 2008-06-18 新日本無線株式会社 マルチプロセッサシステム
US20060041715A1 (en) * 2004-05-28 2006-02-23 Chrysos George Z Multiprocessor chip having bidirectional ring interconnect
US7254663B2 (en) 2004-07-22 2007-08-07 International Business Machines Corporation Multi-node architecture with daisy chain communication link configurable to operate in unidirectional and bidirectional modes
US8375146B2 (en) * 2004-08-09 2013-02-12 SanDisk Technologies, Inc. Ring bus structure and its use in flash memory systems
JP2006065697A (ja) * 2004-08-27 2006-03-09 Hitachi Ltd 記憶デバイス制御装置
US7334070B2 (en) 2004-10-29 2008-02-19 International Business Machines Corporation Multi-channel memory architecture for daisy chained arrangements of nodes with bridging between memory channels
KR100666225B1 (ko) 2005-02-17 2007-01-09 삼성전자주식회사 데이지 체인을 형성하는 멀티 디바이스 시스템 및 이의 구동방법
US20070076502A1 (en) * 2005-09-30 2007-04-05 Pyeon Hong B Daisy chain cascading devices
US20070165457A1 (en) * 2005-09-30 2007-07-19 Jin-Ki Kim Nonvolatile memory system
KR101260632B1 (ko) 2005-09-30 2013-05-03 모사이드 테크놀로지스 인코퍼레이티드 출력 제어 메모리
US7673093B2 (en) 2006-07-26 2010-03-02 International Business Machines Corporation Computer system having daisy chained memory chips
US7345900B2 (en) 2006-07-26 2008-03-18 International Business Machines Corporation Daisy chained memory system
US7342816B2 (en) 2006-07-26 2008-03-11 International Business Machines Corporation Daisy chainable memory chip
US7545664B2 (en) 2006-07-26 2009-06-09 International Business Machines Corporation Memory system having self timed daisy chained memory chips
US7577811B2 (en) * 2006-07-26 2009-08-18 International Business Machines Corporation Memory controller for daisy chained self timed memory chips
US7620763B2 (en) * 2006-07-26 2009-11-17 International Business Machines Corporation Memory chip having an apportionable data bus
US7966469B2 (en) * 2006-08-14 2011-06-21 Qimonda Ag Memory system and method for operating a memory system
KR101441225B1 (ko) * 2006-12-06 2014-09-17 컨버전트 인텔렉츄얼 프로퍼티 매니지먼트 인코포레이티드 혼합된 유형의 메모리 장치를 동작시키는 시스템 및 방법
US7925854B2 (en) * 2006-12-06 2011-04-12 Mosaid Technologies Incorporated System and method of operating memory devices of mixed type
WO2008067650A1 (en) * 2006-12-06 2008-06-12 Mosaid Technologies Incorporated Apparatus and method for producing device identifiers for serially interconnected devices of mixed type
US7650459B2 (en) 2006-12-21 2010-01-19 Intel Corporation High speed interface for non-volatile memory
JP5385156B2 (ja) * 2007-02-16 2014-01-08 モサイド・テクノロジーズ・インコーポレーテッド 半導体デバイスおよび複数の相互接続デバイスを有するシステムの電力消費を低減するための方法
US8046527B2 (en) * 2007-02-22 2011-10-25 Mosaid Technologies Incorporated Apparatus and method for using a page buffer of a memory device as a temporary cache
JP5401444B2 (ja) * 2007-03-30 2014-01-29 ラムバス・インコーポレーテッド 異なる種類の集積回路メモリ素子を有する階層メモリモジュールを含むシステム
US7688652B2 (en) 2007-07-18 2010-03-30 Mosaid Technologies Incorporated Storage of data in memory via packet strobing
US20090063786A1 (en) * 2007-08-29 2009-03-05 Hakjune Oh Daisy-chain memory configuration and usage
US8095747B2 (en) * 2008-09-26 2012-01-10 Cypress Semiconductor Corporation Memory system and method

Also Published As

Publication number Publication date
CN102947806A (zh) 2013-02-27
WO2011150496A1 (en) 2011-12-08
US20130275628A1 (en) 2013-10-17
JP5643896B2 (ja) 2014-12-17
CA2801153A1 (en) 2011-12-08
JP2013527541A (ja) 2013-06-27
EP2577473A4 (en) 2015-02-11
US20110296056A1 (en) 2011-12-01
EP2577473A1 (en) 2013-04-10
US8463959B2 (en) 2013-06-11

Similar Documents

Publication Publication Date Title
KR20090080568A (ko) 비휘발성 메모리용 고속 인터페이스
US9274997B2 (en) Point-to-point serial peripheral interface for data communication between devices configured in a daisy-chain
CN110321313B (zh) 可配置接口卡
EP2116938B1 (en) Operation apparatus and control method
US20220309029A1 (en) Tensor Partitioning and Partition Access Order
KR20130085956A (ko) 데이지-체인 디바이스용 고속 인터페이스
KR100758983B1 (ko) Ｇａｌｓ 기반 네트워크 온 칩 및 그 데이터 전송방법
JP2024542933A5 (https=)
CN107145465A (zh) 串行外设接口spi的传输控制方法、装置及系统
JP4621604B2 (ja) バス装置、バスシステムおよび情報転送方法
WO2013187191A1 (ja) Ｉ／ｏデバイス、プログラマブルロジックコントローラ及び演算方法
CN114747143A (zh) 可编程设备配置存储器系统
EP1811398A1 (en) Processor architecture with a multiported memory for interprocessor communication
CN102200961B (zh) 一种动态可重构处理器内子单元的扩展方法
CN101980140B (zh) 一种ssram访问控制系统
CN102521180B (zh) 一种多通道实时直读存储器结构
CN1926799B (zh) 包括相互异步电路模块的电路
CN118734757B (zh) 基于fpga的ddr物理层接口电路及其控制方法
CN114860642B (zh) 用于主设备与外围设备之间的串行数据通信的装置和方法
KR100818908B1 (ko) 파이프라인식 삽입을 위한 회로 및 방법
KR101321438B1 (ko) 통신 시스템에서 메모리 확장 장치
US20240013824A1 (en) Data transmission apparatus and method having clock gating mechanism
CN111143260B (zh) 一种ssd主控中的raid通路切换装置
CN102323918B (zh) 一种动态可重构处理单元阵列扩展的方法
CN116501128A (zh) eMMC卡的时钟相位动态切换方法、结构及eMMC卡

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20121226

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
N231 Notification of change of applicant
PN2301 Change of applicant

Patent event date: 20150316

Comment text: Notification of Change of Applicant

Patent event code: PN23011R01D

PC1203 Withdrawal of no request for examination
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid